Idioma:

Partitioning and pipelining for performance-constrained hardware/software systems

Bakshi, S. ; Gajski, D.D.

IEEE transactions on very large scale integration (VLSI) systems, 1999-12, Vol.7 (4), p.419-432 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

Citações Citado por

Enviar para

Título:
Partitioning and pipelining for performance-constrained hardware/software systems
Autor: Bakshi, S. ; Gajski, D.D.
Assuntos: Algorithm design and analysis ; Algorithms ; Application specific integrated circuits ; Applied sciences ; Computer programs ; Costs ; Design engineering ; Design. Technologies. Operation analysis. Testing ; Electronics ; Exact sciences and technology ; Hardware ; Integrated circuits ; Partitioning ; Partitioning algorithms ; Pipeline processing ; Pipelines ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Signal design ; Software ; Software algorithms ; Software systems ; Throughput ; Very large scale integration
É parte de: IEEE transactions on very large scale integration (VLSI) systems, 1999-12, Vol.7 (4), p.419-432
Notas: ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
Descrição: In order to satisfy cost and performance requirements, digital signal processing and telecommunication systems are generally implemented with a combination of different components, from custom-designed chips to off-the-shelf processors. These components vary in their area, performance, programmability and so on, and the system functionality is partitioned amongst the components to best utilize this tradeoff. However, for performance critical designs, it is not sufficient to only implement the critical sections as custom-designed high-performance hardware, but it is also necessary to pipeline the system at several levels of granularity. We present a design flow and an algorithm to first allocate software and hardware components, and then partition and pipeline a throughput-constrained specification amongst the selected components. This is performed to best satisfy the throughput constraint at minimal application-specific integrated-circuit cost. Our ability to incorporate partitioning with pipelining at several levels of granularity enables us to attain high throughput designs, and also distinguishes this paper from previously proposed hardware/software partitioning algorithms.
Editor: Piscataway, NJ: IEEE
Idioma: Inglês

Links

View record in Pascal Francis

Voltar para lista de resultados

Realização: Logos de Redes Sociais:

Partitioning and pipelining for performance-constrained hardware/software systems

Bakshi, S. ; Gajski, D.D.

Piscataway, NJ: IEEE

Buscando em bases de dados remotas. Favor aguardar.