skip to main content
Visitante
Meu Espaço
Minha Conta
Sair
Identificação
This feature requires javascript
Tags
Revistas Eletrônicas (eJournals)
Livros Eletrônicos (eBooks)
Bases de Dados
Bibliotecas USP
Ajuda
Ajuda
Idioma:
Inglês
Espanhol
Português
This feature required javascript
This feature requires javascript
Primo Search
Busca Geral
Busca Geral
Acervo Físico
Acervo Físico
Produção Intelectual da USP
Produção USP
Search For:
Clear Search Box
Search in:
Busca Geral
Or select another collection:
Search in:
Busca Geral
Busca Avançada
Busca por Índices
This feature requires javascript
This feature requires javascript
High-throughput GPU-based LDPC decoder architecture for space communication
Hou, Yi ; Liu, Rongke ; Peng, Hao ; Zhao, Ling ; Xiong, Qingxu
Hang kong xue bao, 2017-01, Vol.38 (1), p.320107-320107
Beijing: Chinese Society of Aeronautics and Astronautics
Sem texto completo
Citações
Citado por
Serviços
Detalhes
Resenhas & Tags
Nº de Citações
This feature requires javascript
Enviar para
Adicionar ao Meu Espaço
Remover do Meu Espaço
E-mail (máximo 30 registros por vez)
Imprimir
Link permanente
Referência
EasyBib
EndNote
RefWorks
del.icio.us
Exportar RIS
Exportar BibTeX
This feature requires javascript
Título:
High-throughput GPU-based LDPC decoder architecture for space communication
Autor:
Hou, Yi
;
Liu, Rongke
;
Peng, Hao
;
Zhao, Ling
;
Xiong, Qingxu
Assuntos:
Algorithms
;
Architecture
;
Architecture (computers)
;
Codes
;
Computer architecture
;
Computer programs
;
Computer simulation
;
Counting
;
Decoders
;
Decoding
;
Error correcting codes
;
Graphics processing units
;
Kernel functions
;
Message passing
;
Resource allocation
;
Software
;
Space communication
;
Telemetry
;
Upgrading
;
Weight
É parte de:
Hang kong xue bao, 2017-01, Vol.38 (1), p.320107-320107
Notas:
ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 23
Descrição:
In view of the current requirements for high-speed reconfigurable channel decoder for space communications, a high-throughput low-density parity-check(LDPC) software decoding architecture is proposed by exploiting the graphics processing units (GPU)'s parallel operating characteristics. The efficiency of the decoding kernel functions is improved by optimizing the inter-block and intra-block thread parallelism for the nodes' updating operations in software decoding architecture; turbo-decoding message passing (TDMP) algorithm, reducing the thread branch induced by the irregularity of row-weight, lowering the memory access latency for the updating information by threads, and reasonably quantizing the stored information to. The asynchronous compute unified device architecture (CUDA) stream processing mechanism, which includes designing an optimized execution scheduling between decoder's input/output data transfers and kernel functions, and setting a thread resource allocation method on CUDA streams, is also intr
Editor:
Beijing: Chinese Society of Aeronautics and Astronautics
Idioma:
Chinês
This feature requires javascript
This feature requires javascript
Voltar para lista de resultados
This feature requires javascript
This feature requires javascript
Buscando em bases de dados remotas. Favor aguardar.
Buscando por
em
scope:(USP_PRODUCAO),scope:(USP_EBOOKS),scope:("PRIMO"),scope:(USP),scope:(USP_EREVISTAS),scope:(USP_FISICO),primo_central_multiple_fe
Mostrar o que foi encontrado até o momento
This feature requires javascript
This feature requires javascript