CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design

Ueda, K. ; Kitazawa, H. ; Harada, I.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-01, Vol.4 (1), p.12-22 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível