Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling
Chabini, N. ; Wolf, W.
IEEE transactions on very large scale integration (VLSI) systems, 2004-06, Vol.12 (6), p.573-589 [Periódico revisado por pares]Piscataway, NJ: IEEE
Texto completo disponível