An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs

Zhu, Chaoyang ; Huang, Kejie ; Yang, Shuyuan ; Zhu, Ziqi ; Zhang, Hejia ; Shen, Haibin

IEEE transactions on very large scale integration (VLSI) systems, 2020-09, Vol.28 (9), p.1953-1965 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível