Idioma:

2-D parallel memory architecture for video processor

Zhu, Di ; Shen, Gongxun

Journal of Beijing University of Aeronautics and Astronautics, 2008-10, Vol.34 (10), p.1177-1181 [Periódico revisado por pares]

Sem texto completo

Citações Citado por

Título:
2-D parallel memory architecture for video processor
Autor: Zhu, Di ; Shen, Gongxun
É parte de: Journal of Beijing University of Aeronautics and Astronautics, 2008-10, Vol.34 (10), p.1177-1181
Notas: ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
Descrição: Video codec has a very high computation complexity and features intensive vector accesses to memory. A 2-D parallel memory scheme based on linear skewing scheme was proposed. The memory scheme can be combined with simple instruction multiple data (SIMD) vector processor to address the computation challenge of video. The address generation logic and scheme's micro architecture were analyzed. The scheme uses a data rotation unit to permute data element to form a vector. This method simplified data permutation network which is the bottleneck of most parallel memory schemes. The performance difference between parallel memory and traditional memory were also compared. The kernel module of H. 264/AVC such as motion estimation, de-blocking filter and interpolation were investigated based on the proposed memory scheme.
Idioma: Chinês

Voltar para lista de resultados