Idioma:

An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing

Dlugosch, Paul ; Brown, Dave ; Glendenning, Paul ; Leventhal, Michael ; Noyes, Harold

IEEE transactions on parallel and distributed systems, 2014-12, Vol.25 (12), p.3088-3098 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por

Enviar para

Título:
An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing
Autor: Dlugosch, Paul ; Brown, Dave ; Glendenning, Paul ; Leventhal, Michael ; Noyes, Harold
Assuntos: accelerator architectures ; Architecture (computers) ; Arrays ; Automata ; Biology ; Complexity theory ; Computer information security ; Hardware ; high performance computing ; Mathematical analysis ; Microprocessors ; parallel architectures ; Radiation detectors ; reconfigurable architectures ; Routing ; Semiconductors ; Transaction processing
É parte de: IEEE transactions on parallel and distributed systems, 2014-12, Vol.25 (12), p.3088-3098
Notas: ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 23
Descrição: We present the design and development of the automata processor, a massively parallel non-von Neumann semiconductor architecture that is purpose-built for automata processing. This architecture can directly implement non-deterministic finite automata in hardware and can be used to implement complex regular expressions, as well as other types of automata which cannot be expressed as regular expressions. We demonstrate that this architecture exceeds the capabilities of high-performance FPGA-based implementations of regular expression processors. We report on the development of an XML-based language for describing automata for easy compilation targeted to the hardware. The automata processor can be effectively utilized in a diverse array of applications driven by pattern matching, such as cyber security and computational biology.
Editor: New York: IEEE
Idioma: Inglês

Voltar para lista de resultados

Realização: Logos de Redes Sociais:

An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing

Dlugosch, Paul ; Brown, Dave ; Glendenning, Paul ; Leventhal, Michael ; Noyes, Harold

New York: IEEE

Buscando em bases de dados remotas. Favor aguardar.