Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Ata de Congresso
|
![]() |
Quaternary Debiasing for Physically Unclonable FunctionsSuzuki, Manami ; Ueno, Rei ; Homma, Naofumi ; Aoki, Takafumi2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 2018, p.7-12IEEETexto completo disponível |
2 |
Material Type: Ata de Congresso
|
![]() |
An Energy-Efficient Quaternary Serial Adder for NanoelectronicsSedighiani, Shima ; Kazemi, Arman2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 2018, p.44-49IEEETexto completo disponível |
3 |
Material Type: Ata de Congresso
|
![]() |
Approximate quaternary addition with the fast carry chains of FPGAsBoroumand, Sina ; Afshar, Hadi P. ; Brisk, Philip2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018, p.577-580EDAATexto completo disponível |
4 |
Material Type: Ata de Congresso
|
![]() |
Characterization of Quaternary Threshold Functions in the Vilenkin-Chrestenson BasisProkic, Ivan2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 2018, p.13-18IEEETexto completo disponível |
5 |
Material Type: Ata de Congresso
|
![]() |
Quaternary Generalized Boolean Bent Functions Obtained Through Permutation of Binary Boolean Bent FunctionsStankovic, Radomir S. ; Stankovic, Milena ; Astola, Jaakko ; Moraga, Claudio2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 2018, p.1-6IEEETexto completo disponível |
6 |
Material Type: Ata de Congresso
|
![]() |
Beyond Bits: A Quaternary FPGA Architecture Using Multi-Vt Multi-Vdd FDSOI DevicesChaudhuri, Sumanta2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 2018, p.38-43IEEETexto completo disponível |
7 |
Material Type: Ata de Congresso
|
![]() |
Complex support vector machines for quaternary classificationBouboulis, P. ; Theodoridou, E. ; Theodoridis, S.2013 IEEE International Workshop on Machine Learning for Signal Processing (MLSP), 2013, p.1-6IEEETexto completo disponível |
8 |
Material Type: Ata de Congresso
|
![]() |
Minimization of Quaternary Galois Field Sum of Products Expression for Multi-Output Quaternary Logic Function Using Quaternary Galois Field Decision DiagramKhan, M.H.A. ; Siddika, N.K. ; Perkowski, M.A.38th International Symposium on Multiple Valued Logic (ismvl 2008), 2008, p.125-130IEEETexto completo disponível |
9 |
Material Type: Ata de Congresso
|
![]() |
Design of High Performance Quaternary AddersPatel K.S., Vasundara ; Gurumurthy, K.S.2011 41st IEEE International Symposium on Multiple-Valued Logic, 2011, p.22-26IEEETexto completo disponível |
10 |
Material Type: Ata de Congresso
|
![]() |
A feasibility study of quaternary FPGA designs by implementing Neuron-MOS mechanismRenyuan Zhang ; Kaneko, Mineo2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015, p.942-945IEEETexto completo disponível |