skip to main content
Resultados 1 2 3 4 5 next page
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Inclusion of Chemical-Mechanical Polishing Variation in Statistical Static Timing Analysis
Material Type:
Artigo
Adicionar ao Meu Espaço

Inclusion of Chemical-Mechanical Polishing Variation in Statistical Static Timing Analysis

Foreman, E. A. ; Habitz, P. A. ; Cheng, M-C ; Tamon, C.

IEEE transactions on computer-aided design of integrated circuits and systems, 2011-11, Vol.30 (11), p.1758-1762 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

2
Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design
Material Type:
Artigo
Adicionar ao Meu Espaço

Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design

Shi, C.-J.R. ; Xiang-Dong Tan

IEEE transactions on computer-aided design of integrated circuits and systems, 2001-07, Vol.20 (7), p.813-827 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

3
A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models
Material Type:
Artigo
Adicionar ao Meu Espaço

A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models

Daniel, L. ; Ong Chin Siong ; Chay, L.S. ; Kwok Hong Lee ; White, J.

IEEE transactions on computer-aided design of integrated circuits and systems, 2004-05, Vol.23 (5), p.678-693 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

4
Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects
Material Type:
Artigo
Adicionar ao Meu Espaço

Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects

Ajami, A.H. ; Banerjee, K. ; Pedram, M.

IEEE transactions on computer-aided design of integrated circuits and systems, 2005-06, Vol.24 (6), p.849-861 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

5
Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods
Material Type:
Artigo
Adicionar ao Meu Espaço

Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods

Walter, D. ; Little, S. ; Myers, C. ; Seegmiller, N. ; Yoneda, T.

IEEE transactions on computer-aided design of integrated circuits and systems, 2008-12, Vol.27 (12), p.2223-2235 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

6
Min-cut floorplacement
Material Type:
Artigo
Adicionar ao Meu Espaço

Min-cut floorplacement

Roy, J.A. ; Adya, S.N. ; Papa, D.A. ; Markov, I.L.

IEEE transactions on computer-aided design of integrated circuits and systems, 2006-07, Vol.25 (7), p.1313-1326 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

7
Multiobjective hypergraph-partitioning algorithms for cut and maximum subdomain-degree minimization
Material Type:
Artigo
Adicionar ao Meu Espaço

Multiobjective hypergraph-partitioning algorithms for cut and maximum subdomain-degree minimization

Selvakkumaran, N. ; Karypis, G.

IEEE transactions on computer-aided design of integrated circuits and systems, 2006-03, Vol.25 (3), p.504-517 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

8
A Case of Lightweight PUF Constructions: Cryptanalysis and Machine Learning Attacks
Material Type:
Artigo
Adicionar ao Meu Espaço

A Case of Lightweight PUF Constructions: Cryptanalysis and Machine Learning Attacks

Sahoo, Durga Prasad ; Phuong Ha Nguyen ; Mukhopadhyay, Debdeep ; Chakraborty, Rajat Subhra

IEEE transactions on computer-aided design of integrated circuits and systems, 2015-08, Vol.34 (8), p.1334-1343 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

9
Reversible cascades with minimal garbage
Material Type:
Artigo
Adicionar ao Meu Espaço

Reversible cascades with minimal garbage

Maslov, D. ; Dueck, G.W.

IEEE transactions on computer-aided design of integrated circuits and systems, 2004-11, Vol.23 (11), p.1497-1509 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

10
Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation
Material Type:
Artigo
Adicionar ao Meu Espaço

Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation

Momenzadeh, M. ; Jing Huang ; Tahoori, M.B. ; Lombardi, F.

IEEE transactions on computer-aided design of integrated circuits and systems, 2005-12, Vol.24 (12), p.1881-1893 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
  1. Antes de1988  (112)
  2. 1988Até1994  (537)
  3. 1995Até2003  (146)
  4. 2004Até2012  (212)
  5. Após 2012  (13)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.