Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
Design of Testable Reversible Sequential CircuitsThapliyal, H. ; Ranganathan, N. ; Kotiyal, S.IEEE transactions on very large scale integration (VLSI) systems, 2013-07, Vol.21 (7), p.1201-1209 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
Sequential Element Design With Built-In Soft Error ResilienceMing Zhang ; Mitra, S. ; Mak, T.M. ; Seifert, N. ; Wang, N.J. ; Quan Shi ; Kee Sup Kim ; Shanbhag, N.R. ; Patel, S.J.IEEE transactions on very large scale integration (VLSI) systems, 2006-12, Vol.14 (12), p.1368-1378 [Periódico revisado por pares]Piscataway, NJ: IEEETexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite FieldsMozaffari-Kermani, Mehran ; Reyhani-Masoleh, ArashIEEE transactions on very large scale integration (VLSI) systems, 2011-01, Vol.19 (1), p.85-91 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
4 |
Material Type: Artigo
|
![]() |
A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory CircuitsSokehwan Kim ; Hyunho Chu ; Yang, I. ; Sanghoon Hong ; Sung Hoon Jung ; Kwang-Hyun ChoIEEE transactions on very large scale integration (VLSI) systems, 2012-12, Vol.20 (12), p.2315-2328 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
Probabilistic Error Modeling for Nano-Domain Logic CircuitsRejimon, T. ; Lingasubramanian, K. ; Bhanja, S.IEEE transactions on very large scale integration (VLSI) systems, 2009-01, Vol.17 (1), p.55-65 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
Self-Repairing Digital System With Unified Recovery Process Inspired by Endocrine Cellular CommunicationYang, I. ; Sung Hoon Jung ; Kwang-Hyun ChoIEEE transactions on very large scale integration (VLSI) systems, 2013-06, Vol.21 (6), p.1027-1040 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
Concurrent Error Detection for Orthogonal Latin Squares Encoders and Syndrome ComputationReviriego, Pedro ; Pontarelli, Salvatore ; Maestro, Juan AntonioIEEE transactions on very large scale integration (VLSI) systems, 2013-12, Vol.21 (12), p.2334-2338 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
High Resolution Application Specific Fault Diagnosis of FPGAsTahoori, M. B.IEEE transactions on very large scale integration (VLSI) systems, 2011-10, Vol.19 (10), p.1775-1786 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
Fault Demotion Using Reconfigurable Slack (FaDReS)Imran, N. ; Jooheung Lee ; DeMara, R. F.IEEE transactions on very large scale integration (VLSI) systems, 2013-07, Vol.21 (7), p.1364-1368 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR SystemsEbrahimi, Mojtaba ; Miremadi, Seyed Ghassem ; Asadi, Hossein ; Fazeli, MahdiIEEE transactions on very large scale integration (VLSI) systems, 2013-08, Vol.21 (8), p.1454-1468 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |