skip to main content
Primo Advanced Search
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search prefilters
previous page 1 Resultados 2 3 4 5 next page
Refinado por: Nome da Publicação: Ieee Transactions On Computers remover idioma: Japonês remover
Result Number Material Type Add to My Shelf Action Record Details and Options
11
In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping
Material Type:
Artigo
Adicionar ao Meu Espaço

In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping

Zabihi, Masoud ; Chowdhury, Zamshed Iqbal ; Zhao, Zhengyang ; Karpuzcu, Ulya R. ; Wang, Jian-Ping ; Sapatnekar, Sachin S.

IEEE transactions on computers, 2019-08, Vol.68 (8), p.1159-1173 [Periódico revisado por pares]

IEEE

Texto completo disponível

12
DRAM Refresh Mechanisms, Penalties, and Trade-Offs
Material Type:
Artigo
Adicionar ao Meu Espaço

DRAM Refresh Mechanisms, Penalties, and Trade-Offs

Bhati, Ishwar ; Mu-Tien Chang ; Chishti, Zeshan ; Shih-Lien Lu ; Jacob, Bruce

IEEE transactions on computers, 2016-01, Vol.65 (1), p.108-121 [Periódico revisado por pares]

IEEE

Texto completo disponível

13
A systematic approach to exploring embedded system architectures at multiple abstraction levels
Material Type:
Artigo
Adicionar ao Meu Espaço

A systematic approach to exploring embedded system architectures at multiple abstraction levels

Pimentel, A.D. ; Erbas, C. ; Polstra, S.

IEEE transactions on computers, 2006-02, Vol.55 (2), p.99-112 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

14
Performance evaluation and design trade-offs for network-on-chip interconnect architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

Performance evaluation and design trade-offs for network-on-chip interconnect architectures

Partha Pratim Pande ; Grecu, C. ; Jones, M. ; Ivanov, A. ; Saleh, R.

IEEE transactions on computers, 2005-08, Vol.54 (8), p.1025-1040 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

15
HEAWS: An Accelerator for Homomorphic Encryption on the Amazon AWS FPGA
Material Type:
Artigo
Adicionar ao Meu Espaço

HEAWS: An Accelerator for Homomorphic Encryption on the Amazon AWS FPGA

Turan, Furkan ; Roy, Sujoy Sinha ; Verbauwhede, Ingrid

IEEE transactions on computers, 2020-08, Vol.69 (8), p.1185-1196 [Periódico revisado por pares]

IEEE

Texto completo disponível

16
A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection
Material Type:
Artigo
Adicionar ao Meu Espaço

A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection

Possa, Paulo Ricardo ; Mahmoudi, Sidi Ahmed ; Harb, Naim ; Valderrama, Carlos ; Manneback, Pierre

IEEE transactions on computers, 2014-10, Vol.63 (10), p.2376-2388 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

17
RRAM Defect Modeling and Failure Analysis Based on March Test and a Novel Squeeze-Search Scheme
Material Type:
Artigo
Adicionar ao Meu Espaço

RRAM Defect Modeling and Failure Analysis Based on March Test and a Novel Squeeze-Search Scheme

Ching-Yi Chen ; Hsiu-Chuan Shih ; Cheng-Wen Wu ; Chih-He Lin ; Pi-Feng Chiu ; Shyh-Shyuan Sheu ; Chen, Frederick T.

IEEE transactions on computers, 2015-01, Vol.64 (1), p.180-190 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

18
Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads
Material Type:
Artigo
Adicionar ao Meu Espaço

Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads

Zaruba, Florian ; Schuiki, Fabian ; Hoefler, Torsten ; Benini, Luca

IEEE transactions on computers, 2021-11, Vol.70 (11), p.1845-1860 [Periódico revisado por pares]

IEEE

Texto completo disponível

19
Elliptic Curve Cryptography Point Multiplication Core for Hardware Security Module
Material Type:
Artigo
Adicionar ao Meu Espaço

Elliptic Curve Cryptography Point Multiplication Core for Hardware Security Module

Mehrabi, Mohamad Ali ; Doche, Christophe ; Jolfaei, Alireza

IEEE transactions on computers, 2020-11, Vol.69 (11), p.1707-1718 [Periódico revisado por pares]

IEEE

Texto completo disponível

20
Built-in Security Computer: Deploying Security-First Architecture Using Active Security Processor
Material Type:
Artigo
Adicionar ao Meu Espaço

Built-in Security Computer: Deploying Security-First Architecture Using Active Security Processor

Meng, Dan ; Hou, Rui ; Shi, Gang ; Tu, Bibo ; Yu, Aimin ; Zhu, Ziyuan ; Jia, Xiaoqi ; Wen, Yu ; Yang, Yun

IEEE transactions on computers, 2020-11, Vol.69 (11), p.1571-1583 [Periódico revisado por pares]

IEEE

Texto completo disponível

previous page 1 Resultados 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
  1. Antes de1977  (120)
  2. 1977Até1987  (135)
  3. 1988Até1998  (138)
  4. 1999Até2010  (236)
  5. Após 2010  (256)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.