skip to main content
Primo Advanced Search
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search prefilters
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Optimal integer delay-budget assignment on directed acyclic graphs
Material Type:
Artigo
Adicionar ao Meu Espaço

Optimal integer delay-budget assignment on directed acyclic graphs

Bozorgzadeh, E. ; Ghiasi, S. ; Takahashi, A. ; Sarrafzadeh, M.

IEEE transactions on computer-aided design of integrated circuits and systems, 2004-08, Vol.23 (8), p.1184-1199 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

2
A new class of iterative Steiner tree heuristics with good performance
Material Type:
Artigo
Adicionar ao Meu Espaço

A new class of iterative Steiner tree heuristics with good performance

Kahng, A.B. ; Robins, G.

IEEE transactions on computer-aided design of integrated circuits and systems, 1992-07, Vol.11 (7), p.893-902 [Periódico revisado por pares]

NEW YORK: IEEE

Texto completo disponível

3
A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver
Material Type:
Artigo
Adicionar ao Meu Espaço

A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver

Bachtold, M. ; Spasojevic, M. ; Lage, C. ; Ljung, P.B.

IEEE transactions on computer-aided design of integrated circuits and systems, 2000-03, Vol.19 (3), p.325-338 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

4
Test set compaction for combinational circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

Test set compaction for combinational circuits

Chang, Jau-Shien ; Lin, Chen-Shang

IEEE transactions on computer-aided design of integrated circuits and systems, 1995-11, Vol.14 (11), p.1370-1378 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

5
Automatic generation of analytical models for interconnect capacitances
Material Type:
Artigo
Adicionar ao Meu Espaço

Automatic generation of analytical models for interconnect capacitances

Choudhury, U. ; Sangiovanni-Vincentelli, A.

IEEE transactions on computer-aided design of integrated circuits and systems, 1995-04, Vol.14 (4), p.470-480 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

6
Circuit clustering for delay minimization under area and pin constraints
Material Type:
Artigo
Adicionar ao Meu Espaço

Circuit clustering for delay minimization under area and pin constraints

Yang, H.H. ; Wong, D.F.

IEEE transactions on computer-aided design of integrated circuits and systems, 1997-09, Vol.16 (9), p.976-986 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

7
Excellerator: custom CMOS leaf cell layout generator
Material Type:
Artigo
Adicionar ao Meu Espaço

Excellerator: custom CMOS leaf cell layout generator

Poirier, C.J.

IEEE transactions on computer-aided design of integrated circuits and systems, 1989-07, Vol.8 (7), p.744-755 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

Buscando em bases de dados remotas. Favor aguardar.