skip to main content
Idioma:
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: Base de dados/Biblioteca: J-STAGE remover idioma: Japonês remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Root phenotyping: important and minimum information required for root modeling in crop plants
Root phenotyping: important and minimum information required for root modeling in crop plants
Material Type:
Artigo 		Adicionar ao Meu Espaço

Root phenotyping: important and minimum information required for root modeling in crop plants

Takahashi, Hirokazu ; Pradal, Christophe

Breeding Science, 2021, Vol.71(1), pp.109-116 [Periódico revisado por pares]

Japan: Japanese Society of Breeding

Texto completo disponível

Citações Citado por
2
Prime-Factor GFFT Architecture for Fast Frequency Domain Decoding of Cyclic Codes
Prime-Factor GFFT Architecture for Fast Frequency Domain Decoding of Cyclic Codes
Material Type:
Artigo 		Adicionar ao Meu Espaço

Prime-Factor GFFT Architecture for Fast Frequency Domain Decoding of Cyclic Codes

CHANG, Yanyan ; ZHANG, Wei ; WANG, Hao ; SHI, Lina ; LIU, Yanyan

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2024/01/01, Vol.E107.A(1), pp.174-177 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
3
A Metadata Prefetching Mechanism for Hybrid Memory Architectures
A Metadata Prefetching Mechanism for Hybrid Memory Architectures
Material Type:
Artigo 		Adicionar ao Meu Espaço

A Metadata Prefetching Mechanism for Hybrid Memory Architectures

TSUKADA, Shunsuke ; TAKAYASHIKI, Hikaru ; SATO, Masayuki ; KOMATSU, Kazuhiko ; KOBAYASHI, Hiroaki

IEICE Transactions on Electronics, 2022/06/01, Vol.E105.C(6), pp.232-243 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
4
Vehicle Re-Identification Based on Quadratic Split Architecture and Auxiliary Information Embedding
Vehicle Re-Identification Based on Quadratic Split Architecture and Auxiliary Information Embedding
Material Type:
Artigo 		Adicionar ao Meu Espaço

Vehicle Re-Identification Based on Quadratic Split Architecture and Auxiliary Information Embedding

LU, Tongwei ; ZHANG, Hao ; MIN, Feng ; JIA, Shihai

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2022/12/01, Vol.E105.A(12), pp.1621-1625 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
5
Modularization as disruptive innovation
Modularization as disruptive innovation
Material Type:
Artigo 		Adicionar ao Meu Espaço

Modularization as disruptive innovation

Konno, Yoshinori ; Takai, Ayako

Annals of Business Administrative Science, 2021/12/15, Vol.20(6), pp.239-251 [Periódico revisado por pares]

Tokyo: Global Business Research Center

Texto completo disponível

Citações Citado por
6
High Performance Application Specific Stream Architecture for Hardware Acceleration of HOG-SVM on FPGA
High Performance Application Specific Stream Architecture for Hardware Acceleration of HOG-SVM on FPGA
Material Type:
Artigo 		Adicionar ao Meu Espaço

High Performance Application Specific Stream Architecture for Hardware Acceleration of HOG-SVM on FPGA

RANAWAKA, Piyumal ; EKPANYAPONG, Mongkol ; TAVARES, Adriano ; DAILEY, Mathew ; ATHIKULWONGSE, Krit ; SILVA, Vitor

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2019/12/01, Vol.E102.A(12), pp.1792-1803 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
7
Simultaneous Scheduling and Core-Type Optimization for Moldable Fork-Join Tasks on Heterogeneous Multicores
Simultaneous Scheduling and Core-Type Optimization for Moldable Fork-Join Tasks on Heterogeneous Multicores
Material Type:
Artigo 		Adicionar ao Meu Espaço

Simultaneous Scheduling and Core-Type Optimization for Moldable Fork-Join Tasks on Heterogeneous Multicores

NISHIKAWA, Hiroki ; SHIMADA, Kana ; TANIGUCHI, Ittetsu ; TOMIYAMA, Hiroyuki

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2022/03/01, Vol.E105.A(3), pp.540-548 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
8
Adaptive Channel Scheduling for Acceleration and Fine Control of RNN-Based Image Compression
Adaptive Channel Scheduling for Acceleration and Fine Control of RNN-Based Image Compression
Material Type:
Artigo 		Adicionar ao Meu Espaço

Adaptive Channel Scheduling for Acceleration and Fine Control of RNN-Based Image Compression

KIM, Sang Hoon ; KO, Jong Hwan

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2023/09/01, Vol.E106.A(9), pp.1211-1215 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
9
Convergence Acceleration via Chebyshev Step: Plausible Interpretation of Deep-Unfolded Gradient Descent
Convergence Acceleration via Chebyshev Step: Plausible Interpretation of Deep-Unfolded Gradient Descent
Material Type:
Artigo 		Adicionar ao Meu Espaço

Convergence Acceleration via Chebyshev Step: Plausible Interpretation of Deep-Unfolded Gradient Descent

TAKABE, Satoshi ; WADAYAMA, Tadashi

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2022/08/01, Vol.E105.A(8), pp.1110-1120 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
10
Design Verification Methodology of Pipelined RISC-V Processor Using C2RTL Framework
Design Verification Methodology of Pipelined RISC-V Processor Using C2RTL Framework
Material Type:
Artigo 		Adicionar ao Meu Espaço

Design Verification Methodology of Pipelined RISC-V Processor Using C2RTL Framework

YOSHIYA, Eiji ; NAKANISHI, Tomoya ; ISSHIKI, Tsuyoshi

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2022/07/01, Vol.E105.A(7), pp.1061-1069 [Periódico revisado por pares]

Tokyo: The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (5.011)

Refinar Meus Resultados

Tipo de Recurso 

  1. Artigos  (5.168)
  2. magazinearticle  (1)
  3. Mais opções open sub menu

Data de Publicação 

De até
Refinar
  1. Antes de1993  (9)
  2. 1993Até2000  (23)
  3. 2001Até2007  (456)
  4. 2008Até2015  (2.855)
  5. Após 2015  (1.827)
  6. Mais opções open sub menu

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.