skip to main content
Idioma:
Refinado por: Nome da Publicação: Ieice Trans. Fundamentals remover assunto: Optimization remover Ieice Transactions On Fundamentals Of Electronics, Communications And Computer Sciences remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
A Novel High-Performance Heuristic Algorithm with Application to Physical Design Optimization
A Novel High-Performance Heuristic Algorithm with Application to Physical Design Optimization
Material Type:
Artigo 		Adicionar ao Meu Espaço

A Novel High-Performance Heuristic Algorithm with Application to Physical Design Optimization

SHENG, Yiqiang ; TAKAHASHI, Atsushi

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2014, Vol.E97.A(12), pp.2418-2426 [Periódico revisado por pares]

The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
2
2-SAT Based Linear Time Optimum Two-Domain Clock Skew Scheduling in General-Synchronous Framework
2-SAT Based Linear Time Optimum Two-Domain Clock Skew Scheduling in General-Synchronous Framework
Material Type:
Artigo 		Adicionar ao Meu Espaço

2-SAT Based Linear Time Optimum Two-Domain Clock Skew Scheduling in General-Synchronous Framework

KOHIRA, Yukihide ; TAKAHASHI, Atsushi

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2014, Vol.E97.A(12), pp.2459-2466 [Periódico revisado por pares]

The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
3
Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems
Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems
Material Type:
Artigo 		Adicionar ao Meu Espaço

Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems

INAGI, Masato ; TAKASHIMA, Yasuhiro ; NAKAMURA, Yuichi ; TAKAHASHI, Atsushi

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2008/12/01, Vol.E91.A(12), pp.3539-3547 [Periódico revisado por pares]

The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
4
Multiple-Image-Based Restoration for Motion Blur with Non-uniform Point Spread Function
Multiple-Image-Based Restoration for Motion Blur with Non-uniform Point Spread Function
Material Type:
Artigo 		Adicionar ao Meu Espaço

Multiple-Image-Based Restoration for Motion Blur with Non-uniform Point Spread Function

PATANUKHOM, Karn ; NISHIHARA, Akinori

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2008/08/01, Vol.E91.A(8), pp.1924-1934 [Periódico revisado por pares]

The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
5
Minimization of Delay Insertion in Clock Period Improvement in General-Synchronous Framework
Minimization of Delay Insertion in Clock Period Improvement in General-Synchronous Framework
Material Type:
Artigo 		Adicionar ao Meu Espaço

Minimization of Delay Insertion in Clock Period Improvement in General-Synchronous Framework

KOHIRA, Yukihide ; TANI, Shuhei ; TAKAHASHI, Atsushi

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2009/04/01, Vol.E92.A(4), pp.1106-1114 [Periódico revisado por pares]

The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
6
Fixed-Slope Universal Lossy Coding for Individual Sequences and Nonstationary Sources
Fixed-Slope Universal Lossy Coding for Individual Sequences and Nonstationary Sources
Material Type:
Artigo 		Adicionar ao Meu Espaço

Fixed-Slope Universal Lossy Coding for Individual Sequences and Nonstationary Sources

KUZUOKA, Shigeaki ; UYEMATSU, Tomohiko

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2008/03/01, Vol.E91.A(3), pp.836-845 [Periódico revisado por pares]

The Institute of Electronics, Information and Communication Engineers

Texto completo disponível

Citações Citado por
7
Design of FIR digital filters with CSD coefficients having power-of-two DC gain and their FPGA implementation for minimum critical path
Design of FIR digital filters with CSD coefficients having power-of-two DC gain and their FPGA implementation for minimum critical path
Material Type:
Artigo 		Adicionar ao Meu Espaço

Design of FIR digital filters with CSD coefficients having power-of-two DC gain and their FPGA implementation for minimum critical path

Yamada, M ; Nishihara, A

IEICE transactions on fundamentals of electronics, communications and computer sciences, 2001-08, Vol.E84-A (8), p.1997-2003 [Periódico revisado por pares]

Texto completo disponível

Citações Citado por

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
Refinar

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.