skip to main content
previous page 1 Resultados 2 3 4 5 next page
Refinado por: Nome da Publicação: Ieee Transactions On Computers remover
Result Number Material Type Add to My Shelf Action Record Details and Options
11
An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication
Material Type:
Artigo
Adicionar ao Meu Espaço

An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication

Kurth, Andreas ; Ronninger, Wolfgang ; Benz, Thomas ; Cavalcante, Matheus ; Schuiki, Fabian ; Zaruba, Florian ; Benini, Luca

IEEE transactions on computers, 2021-08, p.1-1 [Periódico revisado por pares]

IEEE

Texto completo disponível

12
A systematic approach to exploring embedded system architectures at multiple abstraction levels
Material Type:
Artigo
Adicionar ao Meu Espaço

A systematic approach to exploring embedded system architectures at multiple abstraction levels

Pimentel, A.D. ; Erbas, C. ; Polstra, S.

IEEE transactions on computers, 2006-02, Vol.55 (2), p.99-112 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

13
DyNNamic: Dynamically Reshaping, High Data-Reuse Accelerator for Compact DNNs
Material Type:
Artigo
Adicionar ao Meu Espaço

DyNNamic: Dynamically Reshaping, High Data-Reuse Accelerator for Compact DNNs

Hanson, Edward ; Li, Shiyu ; Qian, Xuehai ; Li, Hai Helen ; Chen, Yiran

IEEE transactions on computers, 2023-03, Vol.72 (3), p.880-892 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

14
SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules
Material Type:
Artigo
Adicionar ao Meu Espaço

SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules

Li, Jiajun ; Jiang, Shuhao ; Gong, Shijun ; Wu, Jingya ; Yan, Junchao ; Yan, Guihai ; Li, Xiaowei

IEEE transactions on computers, 2019-11, Vol.68 (11), p.1663-1677 [Periódico revisado por pares]

IEEE

Texto completo disponível

15
Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge
Material Type:
Artigo
Adicionar ao Meu Espaço

Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge

Risso, Matteo ; Burrello, Alessio ; Conti, Francesco ; Lamberti, Lorenzo ; Chen, Yukai ; Benini, Luca ; Macii, Enrico ; Poncino, Massimo ; Pagliari, Daniele Jahier

IEEE transactions on computers, 2023-03, Vol.72 (3), p.744-758 [Periódico revisado por pares]

IEEE

Texto completo disponível

16
An Architecture for Fault-Tolerant Computation with Stochastic Logic
Material Type:
Artigo
Adicionar ao Meu Espaço

An Architecture for Fault-Tolerant Computation with Stochastic Logic

Weikang Qian ; Xin Li ; Riedel, M D ; Bazargan, K ; Lilja, D J

IEEE transactions on computers, 2011-01, Vol.60 (1), p.93-105 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

17
Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads
Material Type:
Artigo
Adicionar ao Meu Espaço

Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads

Zaruba, Florian ; Schuiki, Fabian ; Hoefler, Torsten ; Benini, Luca

IEEE transactions on computers, 2021-11, Vol.70 (11), p.1845-1860 [Periódico revisado por pares]

IEEE

Texto completo disponível

18
EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks
Material Type:
Artigo
Adicionar ao Meu Espaço

EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks

Liang, Shengwen ; Wang, Ying ; Liu, Cheng ; He, Lei ; Li, Huawei ; Xu, Dawen ; Li, Xiaowei

IEEE transactions on computers, 2021-09, Vol.70 (9), p.1511-1525 [Periódico revisado por pares]

IEEE

Texto completo disponível

19
LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference
Material Type:
Artigo
Adicionar ao Meu Espaço

LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference

Wang, Erwei ; Davis, James J. ; Cheung, Peter Y. K. ; Constantinides, George A.

IEEE transactions on computers, 2020-12, Vol.69 (12), p.1795-1808 [Periódico revisado por pares]

IEEE

Texto completo disponível

20
A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection
Material Type:
Artigo
Adicionar ao Meu Espaço

A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection

Possa, Paulo Ricardo ; Mahmoudi, Sidi Ahmed ; Harb, Naim ; Valderrama, Carlos ; Manneback, Pierre

IEEE transactions on computers, 2014-10, Vol.63 (10), p.2376-2388 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

previous page 1 Resultados 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
  1. Antes de1977  (1.646)
  2. 1977Até1987  (1.590)
  3. 1988Até1998  (1.771)
  4. 1999Até2010  (1.560)
  5. Após 2010  (2.720)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.