Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGAMa, Yufei ; Cao, Yu ; Vrudhula, Sarma ; Seo, Jae-sunIEEE transactions on very large scale integration (VLSI) systems, 2018-07, Vol.26 (7), p.1354-1367 [Periódico revisado por pares]New York: IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object DetectionNguyen, Duy Thanh ; Nguyen, Tuan Nghia ; Kim, Hyun ; Lee, Hyuk-JaeIEEE transactions on very large scale integration (VLSI) systems, 2019-08, Vol.27 (8), p.1861-1873 [Periódico revisado por pares]New York: IEEETexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
Hardware/Software Co-Exploration of Neural ArchitecturesJiang, Weiwen ; Yang, Lei ; Sha, Edwin Hsing-Mean ; Zhuge, Qingfeng ; Gu, Shouzhen ; Dasgupta, Sakyasingha ; Shi, Yiyu ; Hu, JingtongIEEE transactions on computer-aided design of integrated circuits and systems, 2020-12, Vol.39 (12), p.4805-4815 [Periódico revisado por pares]IEEETexto completo disponível |
4 |
Material Type: Artigo
|
![]() |
FPGA-Based High-Throughput CNN Hardware Accelerator With High Computing Resource Utilization RatioHuang, Wenjin ; Wu, Huangtao ; Chen, Qingkun ; Luo, Conghui ; Zeng, Shihao ; Li, Tianrui ; Huang, YihuaIEEE transaction on neural networks and learning systems, 2022-08, Vol.33 (8), p.4069-4083United States: IEEETexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A ReviewShawahna, Ahmad ; Sait, Sadiq M. ; El-Maleh, AimanIEEE access, 2019, Vol.7, p.7823-7859 [Periódico revisado por pares]Piscataway: IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
A Survey of System Architectures and Techniques for FPGA VirtualizationQuraishi, Masudul Hassan ; Tavakoli, Erfan Bank ; Ren, FengboIEEE transactions on parallel and distributed systems, 2021-09, Vol.32 (9), p.2216-2230 [Periódico revisado por pares]IEEETexto completo disponível |
7 |
Material Type: Ata de Congresso
|
![]() |
Encoding, Model, and Architecture: Systematic Optimization for Spiking Neural Network in FPGAsFang, Haowen ; Mei, Zaidao ; Shrestha, Amar ; Zhao, Ziyi ; Li, Yilan ; Qiu, Qinru2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 2020, p.1-9Association on Computer MachineryTexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector MachinesKyrkou, Christos ; Bouganis, Christos-Savvas ; Theocharides, Theocharis ; Polycarpou, Marios M.IEEE transaction on neural networks and learning systems, 2016-01, Vol.27 (1), p.99-112United States: IEEETexto completo disponível |
9 |
Material Type: Ata de Congresso
|
![]() |
A cloud-scale acceleration architectureCaulfield, Adrian M. ; Chung, Eric S. ; Putnam, Andrew ; Angepat, Hari ; Fowers, Jeremy ; Haselman, Michael ; Heil, Stephen ; Humphrey, Matt ; Kaur, Puneet ; Joo-Young Kim ; Lo, Daniel ; Massengill, Todd ; Ovtcharov, Kalin ; Papamichael, Michael ; Woods, Lisa ; Lanka, Sitaram ; Chiou, Derek ; Burger, Doug2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2016, p.1-13IEEETexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
Plasticine: A Reconfigurable Accelerator for Parallel PatternsPrabhakar, Raghu ; Zhang, Yaqi ; Koeplinger, David ; Feldman, Matt ; Zhao, Tian ; Hadjis, Stefan ; Pedram, Ardavan ; Kozyrakis, Christos ; Olukotun, KunleIEEE MICRO, 2018-05, Vol.38 (3), p.20-31 [Periódico revisado por pares]Los Alamitos: IEEETexto completo disponível |