Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGAMa, Yufei ; Cao, Yu ; Vrudhula, Sarma ; Seo, Jae-sunIEEE transactions on very large scale integration (VLSI) systems, 2018-07, Vol.26 (7), p.1354-1367 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
2 |
Material Type: Artigo
|
High Throughput/Gate AES Hardware Architectures Based on Datapath CompressionUeno, Rei ; Homma, Naofumi ; Morioka, Sumio ; Miura, Noriyuki ; Matsuda, Kohei ; Nagata, Makoto ; Bhasin, Shivam ; Mathieu, Yves ; Graba, Tarik ; Danger, Jean-LucIEEE transactions on computers, 2020-04, Vol.69 (4), p.534-548 [Periódico revisado por pares]IEEETexto completo disponível |
|
3 |
Material Type: Artigo
|
On-Chip Interconnection Architecture of the Tile ProcessorWentzlaff, D. ; Griffin, P. ; Hoffmann, H. ; Liewei Bao ; Edwards, B. ; Ramey, C. ; Mattina, M. ; Chyi-Chang Miao ; Brown, J.F. ; Agarwal, A.IEEE MICRO, 2007-09, Vol.27 (5), p.15-31 [Periódico revisado por pares]Los Alamitos: IEEETexto completo disponível |
|
4 |
Material Type: Artigo
|
An Energy-Efficient Architecture for Binary Weight Convolutional Neural NetworksWang, Yizhi ; Lin, Jun ; Wang, ZhongfengIEEE transactions on very large scale integration (VLSI) systems, 2018-02, Vol.26 (2), p.280-293 [Periódico revisado por pares]IEEETexto completo disponível |
|
5 |
Material Type: Artigo
|
LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered FaultsNi, Tianming ; Yao, Yao ; Chang, Hao ; Lu, Lin ; Liang, Huaguo ; Yan, Aibin ; Huang, Zhengfeng ; Wen, XiaoqingIEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2938-2951 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
6 |
Material Type: Artigo
|
Hardware-Based Trusted Computing Architectures for Isolation and AttestationMaene, Pieter ; Gotzfried, Johannes ; de Clercq, Ruan ; Muller, Tilo ; Freiling, Felix ; Verbauwhede, IngridIEEE transactions on computers, 2018-03, Vol.67 (3), p.361-374 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
7 |
Material Type: Artigo
|
Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR AdderDalloo, Ayad ; Najafi, Ardalan ; Garcia-Ortiz, AlbertoIEEE transactions on very large scale integration (VLSI) systems, 2018-08, Vol.26 (8), p.1595-1599 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
8 |
Material Type: Artigo
|
Architecture of Cobweb-Based Redundant TSV for Clustered FaultsNi, Tianming ; Liu, Dongsheng ; Xu, Qi ; Huang, Zhengfeng ; Liang, Huaguo ; Yan, AibinIEEE transactions on very large scale integration (VLSI) systems, 2020-07, Vol.28 (7), p.1736-1739 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
9 |
Material Type: Artigo
|
A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object DetectionNguyen, Duy Thanh ; Nguyen, Tuan Nghia ; Kim, Hyun ; Lee, Hyuk-JaeIEEE transactions on very large scale integration (VLSI) systems, 2019-08, Vol.27 (8), p.1861-1873 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
10 |
Material Type: Artigo
|
PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary FunctionsDong, Hongxi ; Wang, Manzhen ; Luo, Yuanyong ; Zheng, Muhan ; An, Mengyu ; Ha, Yajun ; Pan, HongbingIEEE transactions on very large scale integration (VLSI) systems, 2020-09, Vol.28 (9), p.2014-2027 [Periódico revisado por pares]New York: IEEETexto completo disponível |