skip to main content
Idioma:
Primo Advanced Search
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search prefilters
Busca Simples
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: assunto: Algorithms remover assunto: Engineering, Electrical & Electronic remover assunto: Neural Networks remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Scene Recognition by Manifold Regularized Deep Learning Architecture
Scene Recognition by Manifold Regularized Deep Learning Architecture
Material Type:
Artigo 		Adicionar ao Meu Espaço

Scene Recognition by Manifold Regularized Deep Learning Architecture

Yuan, Yuan ; Mou, Lichao ; Lu, Xiaoqiang

IEEE transaction on neural networks and learning systems, 2015-10, Vol.26 (10), p.2222-2233

United States: IEEE

Texto completo disponível

Citações Citado por
2
On the Complexity of Neural Network Classifiers: A Comparison Between Shallow and Deep Architectures
On the Complexity of Neural Network Classifiers: A Comparison Between Shallow and Deep Architectures
Material Type:
Artigo 		Adicionar ao Meu Espaço

On the Complexity of Neural Network Classifiers: A Comparison Between Shallow and Deep Architectures

Bianchini, Monica ; Scarselli, Franco

IEEE transaction on neural networks and learning systems, 2014-08, Vol.25 (8), p.1553-1565

New York, NY: IEEE

Texto completo disponível

Citações Citado por
3
SCANN: Synthesis of Compact and Accurate Neural Networks
SCANN: Synthesis of Compact and Accurate Neural Networks
Material Type:
Artigo 		Adicionar ao Meu Espaço

SCANN: Synthesis of Compact and Accurate Neural Networks

Hassantabar, Shayan ; Wang, Zeyu ; Jha, Niraj K.

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-09, Vol.41 (9), p.3012-3025 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
4
OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks
OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks
Material Type:
Artigo 		Adicionar ao Meu Espaço

OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks

Yu, Yunxuan ; Wu, Chen ; Zhao, Tiandong ; Wang, Kun ; He, Lei

IEEE transactions on very large scale integration (VLSI) systems, 2020-01, Vol.28 (1), p.35-47 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
5
Efficient Online Learning Algorithms Based on LSTM Neural Networks
Efficient Online Learning Algorithms Based on LSTM Neural Networks
Material Type:
Artigo 		Adicionar ao Meu Espaço

Efficient Online Learning Algorithms Based on LSTM Neural Networks

Ergen, Tolga ; Kozat, Suleyman Serdar

IEEE transaction on neural networks and learning systems, 2018-08, Vol.29 (8), p.3772-3783

United States: IEEE

Texto completo disponível

Citações Citado por
6
NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning
NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning
Material Type:
Artigo 		Adicionar ao Meu Espaço

NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning

Chen, Pai-Yu ; Peng, Xiaochen ; Yu, Shimeng

IEEE transactions on computer-aided design of integrated circuits and systems, 2018-12, Vol.37 (12), p.3067-3080 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
7
High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture
High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture
Material Type:
Artigo 		Adicionar ao Meu Espaço

High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture

Kala, S. ; Jose, Babita R. ; Mathew, Jimson ; Nalesh, S.

IEEE transactions on very large scale integration (VLSI) systems, 2019-12, Vol.27 (12), p.2816-2828 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
8
A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing
A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing
Material Type:
Artigo 		Adicionar ao Meu Espaço

A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing

Wang, Jingcheng ; Wang, Xiaowei ; Eckert, Charles ; Subramaniyan, Arun ; Das, Reetuparna ; Blaauw, David ; Sylvester, Dennis

IEEE journal of solid-state circuits, 2020-01, Vol.55 (1), p.76-86 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
9
Subarchitecture Ensemble Pruning in Neural Architecture Search
Subarchitecture Ensemble Pruning in Neural Architecture Search
Material Type:
Artigo 		Adicionar ao Meu Espaço

Subarchitecture Ensemble Pruning in Neural Architecture Search

Bian, Yijun ; Song, Qingquan ; Du, Mengnan ; Yao, Jun ; Chen, Huanhuan ; Hu, Xia

IEEE transaction on neural networks and learning systems, 2022-12, Vol.33 (12), p.7928-7936

United States: IEEE

Texto completo disponível

Citações Citado por
10
DRINet for Medical Image Segmentation
DRINet for Medical Image Segmentation
Material Type:
Artigo 		Adicionar ao Meu Espaço

DRINet for Medical Image Segmentation

Chen, Liang ; Bentley, Paul ; Mori, Kensaku ; Misawa, Kazunari ; Fujiwara, Michitaka ; Rueckert, Daniel

IEEE transactions on medical imaging, 2018-11, Vol.37 (11), p.2453-2462

United States: IEEE

Texto completo disponível

Citações Citado por
Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (1.294)

Data de Publicação 

De até
Refinar
  1. Antes de1998  (6)
  2. 1998Até2003  (177)
  3. 2004Até2009  (641)
  4. 2010Até2016  (651)
  5. Após 2016  (1.365)
  6. Mais opções open sub menu

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.