skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: Base de dados/Biblioteca: Elsevier ScienceDirect Journals remover Nome da Publicação: Microprocessors And Microsystems remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Street architecture landscape design based on Wireless Internet of Things and GIS system
Material Type:
Artigo
Adicionar ao Meu Espaço

Street architecture landscape design based on Wireless Internet of Things and GIS system

Kang, Lin

Microprocessors and microsystems, 2021-02, Vol.80, p.103362, Article 103362 [Periódico revisado por pares]

Kidlington: Elsevier BV

Texto completo disponível

2
A FPGA based implementation of Sobel edge detection
Material Type:
Artigo
Adicionar ao Meu Espaço

A FPGA based implementation of Sobel edge detection

Nausheen, Nazma ; Seal, Ayan ; Khanna, Pritee ; Halder, Santanu

Microprocessors and microsystems, 2018-02, Vol.56, p.84-91 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

3
TEA: Timing and Energy Aware compression architecture for Efficient Configuration in CGRAs
Material Type:
Artigo
Adicionar ao Meu Espaço

TEA: Timing and Energy Aware compression architecture for Efficient Configuration in CGRAs

Jafri, Syed M.A.H. ; Daneshtalab, Masoud ; Hemani, Ahmed ; Abbas, Naeem ; Awan, Muhammad Ali ; Plosila, Juha

Microprocessors and microsystems, 2015-11, Vol.39 (8), p.973-986 [Periódico revisado por pares]

Elsevier B.V

Texto completo disponível

4
Near-memory computing: Past, present, and future
Material Type:
Artigo
Adicionar ao Meu Espaço

Near-memory computing: Past, present, and future

Singh, Gagandeep ; Chelini, Lorenzo ; Corda, Stefano ; Awan, Ahsan Javed ; Stuijk, Sander ; Jordans, Roel ; Corporaal, Henk ; Boonstra, Albert-Jan

Microprocessors and microsystems, 2019-11, Vol.71, p.102868, Article 102868 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

5
Floating accumulator architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Floating accumulator architecture

Hwang, Yuan-Shin ; Hsu, Wei-Che

Microprocessors and microsystems, 2017-06, Vol.51, p.8-17 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

6
Fully pipelined FPGA-based architecture for real-time SIFT extraction
Material Type:
Artigo
Adicionar ao Meu Espaço

Fully pipelined FPGA-based architecture for real-time SIFT extraction

Vourvoulakis, John ; Kalomiros, John ; Lygouras, John

Microprocessors and microsystems, 2016-02, Vol.40, p.53-73 [Periódico revisado por pares]

Elsevier B.V

Texto completo disponível

7
Executing secured virtual machines within a manycore architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Executing secured virtual machines within a manycore architecture

Dévigne, Clément ; Bréjon, Jean-Baptiste ; Meunier, Quentin L. ; Wajsbürt, Franck

Microprocessors and microsystems, 2017-02, Vol.48, p.21-35 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

8
A router architecture with dual input and dual output channels for Networks-on-Chip
Material Type:
Artigo
Adicionar ao Meu Espaço

A router architecture with dual input and dual output channels for Networks-on-Chip

Zhou, Wu ; Ouyang, Yiming ; Lu, Yingchun ; Liang, Huaguo

Microprocessors and microsystems, 2022-04, Vol.90, p.104464, Article 104464 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

9
Black hole attack detection in vehicular ad-hoc network using secure AODV routing algorithm
Material Type:
Artigo
Adicionar ao Meu Espaço

Black hole attack detection in vehicular ad-hoc network using secure AODV routing algorithm

Kumar, Ankit ; Varadarajan, Vijayakumar ; Kumar, Abhishek ; Dadheech, Pankaj ; Choudhary, Surendra Singh ; Kumar, V.D. Ambeth ; Panigrahi, B.K. ; Veluvolu, Kalyana C.

Microprocessors and microsystems, 2021-02, Vol.80, p.103352, Article 103352 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

10
Design and performance analysis of reconfigurable modified Vedic multiplier with 3-1-1-2 compressor
Material Type:
Artigo
Adicionar ao Meu Espaço

Design and performance analysis of reconfigurable modified Vedic multiplier with 3-1-1-2 compressor

Sivanandam, K. ; Kumar, P.

Microprocessors and microsystems, 2019-03, Vol.65, p.97-106 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Recursos Online (3.928)

Buscando em bases de dados remotas. Favor aguardar.