skip to main content
Resultados 1 2 3 4 5 next page
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture

Wang, Boqian ; Lu, Zhonghai

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-05, Vol.41 (5), p.1523-1536 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

2
Gibbon: An Efficient Co-Exploration Framework of NN model and Processing-In-Memory Architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Gibbon: An Efficient Co-Exploration Framework of NN model and Processing-In-Memory Architecture

Sun, Hanbo ; Zhu, Zhenhua ; Wang, Chenyu ; Ning, Xuefei ; Dai, Guohao ; Yang, Huazhong ; Wang, Yu

IEEE transactions on computer-aided design of integrated circuits and systems, 2023-11, Vol.42 (11), p.1-1 [Periódico revisado por pares]

IEEE

Texto completo disponível

3
Specializing CGRAs for Light-Weight Convolutional Neural Networks
Material Type:
Artigo
Adicionar ao Meu Espaço

Specializing CGRAs for Light-Weight Convolutional Neural Networks

Lee, Jungi ; Lee, Jongeun

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-10, Vol.41 (10), p.3387-3399 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

4
Exploring the Potential Benefits of Alternative Quantum Computing Architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

Exploring the Potential Benefits of Alternative Quantum Computing Architectures

Deb, Arighna ; Dueck, Gerhard W. ; Wille, Robert

IEEE transactions on computer-aided design of integrated circuits and systems, 2021-09, Vol.40 (9), p.1825-1835 [Periódico revisado por pares]

IEEE

Texto completo disponível

5
MCM-GPU Voltage Noise Characterization and Architecture-Level Mitigation
Material Type:
Artigo
Adicionar ao Meu Espaço

MCM-GPU Voltage Noise Characterization and Architecture-Level Mitigation

Tan, Jingweijia ; Chen, Keyu ; Wang, Weiren ; Yan, Kaige ; Wei, Xiaohui

IEEE transactions on computer-aided design of integrated circuits and systems, 2023-12, Vol.42 (12), p.1-1 [Periódico revisado por pares]

IEEE

Texto completo disponível

6
An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures

Zulehner, Alwin ; Paler, Alexandru ; Wille, Robert

IEEE transactions on computer-aided design of integrated circuits and systems, 2019-07, Vol.38 (7), p.1226-1236 [Periódico revisado por pares]

IEEE

Texto completo disponível

7
FeCrypto: Instruction Set Architecture for Cryptographic Algorithms Based on FeFET-based In-memory Computing
Material Type:
Artigo
Adicionar ao Meu Espaço

FeCrypto: Instruction Set Architecture for Cryptographic Algorithms Based on FeFET-based In-memory Computing

Liu, Rui ; Zhang, Xiaoyu ; Xie, Zhiwen ; Wang, Xinyu ; Li, Zerun ; Chen, Xiaoming ; Han, Yinhe ; Tang, Minghua

IEEE transactions on computer-aided design of integrated circuits and systems, 2023-09, Vol.42 (9), p.1-1 [Periódico revisado por pares]

IEEE

Texto completo disponível

8
SCANN: Synthesis of Compact and Accurate Neural Networks
Material Type:
Artigo
Adicionar ao Meu Espaço

SCANN: Synthesis of Compact and Accurate Neural Networks

Hassantabar, Shayan ; Wang, Zeyu ; Jha, Niraj K.

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-09, Vol.41 (9), p.3012-3025 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

9
Blocks: Challenging SIMDs and VLIWs With a Reconfigurable Architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Blocks: Challenging SIMDs and VLIWs With a Reconfigurable Architecture

Wijtvliet, M. ; Kumar, A. ; Corporaal, H.

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-09, Vol.41 (9), p.2915-2928 [Periódico revisado por pares]

IEEE

Texto completo disponível

10
Designing Efficient DNNs via Hardware-Aware Neural Architecture Search and Beyond
Material Type:
Artigo
Adicionar ao Meu Espaço

Designing Efficient DNNs via Hardware-Aware Neural Architecture Search and Beyond

Luo, Xiangzhong ; Liu, Di ; Huai, Shuo ; Kong, Hao ; Chen, Hui ; Liu, Weichen

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-06, Vol.41 (6), p.1799-1812 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
  1. Antes de1991  (619)
  2. 1991Até1998  (1.119)
  3. 1999Até2006  (1.220)
  4. 2007Até2015  (1.529)
  5. Após 2015  (1.753)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.