Parameterizable ethernet network-on-chip architecture on FPGA
Helio Fernandes da Cunha Junior Bruno de Abreu Silva; Vanderlei Bonato; Euromicro Conference on Digital System Design - DSD (18. 2015 Funchal, Madeira, Portugal)
A parallel hardware architecture based on node-depth encoding to solve network design problems
Marcilyanne M. Gois (Gois, Marcilyanne Moreira) Paulo Matias; André B Perina (André Bannwart Perina); Vanderlei Bonato; Alexandre Cláudio Botazzo Delbem
International Journal of Natural Computing Research Hershey, PA, USA : IGI Global v. 4, n. 1, p. 54-75, Jan.-Mar. 2014