skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Result Number Material Type Add to My Shelf Action Record Details and Options
1
RTL c-based methodology for designing and verifying a multi-threaded processor
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

RTL c-based methodology for designing and verifying a multi-threaded processor

Sèmèria, Luc ; Mehra, Renu ; Pangrle, Barry ; Ekanayake, Arjuna ; Seawright, Andrew ; Ng, Daniel

Annual ACM IEEE Design Automation Conference: Proceedings of the 39th conference on Design automation : New Orleans, Louisiana, USA; 10-14 June 2002, 2002, p.123-128

New York, NY, USA: ACM

Texto completo disponível

2
Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs)
Material Type:
Artigo
Adicionar ao Meu Espaço

Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs)

Yoonmyung Lee ; Daeyeon Kim ; Jin Cai ; Lauer, Isaac ; Chang, Leland ; Koester, Steven J. ; Blaauw, David ; Sylvester, Dennis

IEEE transactions on very large scale integration (VLSI) systems, 2013-09, Vol.21 (9), p.1632-1643 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

3
Automatic translation of software binaries onto FPGAs
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Automatic translation of software binaries onto FPGAs

Mittal, Gaurav ; Zaretsky, David C. ; Tang, Xiaoyong ; Banerjee, P.

Annual ACM IEEE Design Automation Conference: Proceedings of the 41st annual conference on Design automation; 07-11 June 2004, 2004, p.389-394

New York, NY, USA: ACM

Texto completo disponível

4
Modular scheduling of guarded atomic actions
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Modular scheduling of guarded atomic actions

Rosenband, Daniel L. ; Arvind

Proceedings of the 41st annual Design Automation Conference, 2004, p.55-60

New York, NY, USA: ACM

Texto completo disponível

5
TDL: a hardware description language for retargetable postpass optimizations and analyses
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

TDL: a hardware description language for retargetable postpass optimizations and analyses

Kästner, Daniel

Lecture notes in computer science, 2003, p.18-36 [Periódico revisado por pares]

Berlin, Heidelberg: Springer-Verlag

Texto completo disponível

6
The Promise of High-Performance Reconfigurable Computing
Material Type:
Artigo
Adicionar ao Meu Espaço

The Promise of High-Performance Reconfigurable Computing

El-Ghazawi, T. ; El-Araby, E. ; Miaoqing Huang ; Gaj, K. ; Kindratenko, V. ; Buell, D.

Computer (Long Beach, Calif.), 2008-02, Vol.41 (2), p.69-76 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

7
Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code
Material Type:
Artigo
Adicionar ao Meu Espaço

Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code

Baraza, J.-C. ; Gracia, J. ; Blanc, S. ; Gil, D. ; Gil, P.-J.

IEEE transactions on very large scale integration (VLSI) systems, 2008-06, Vol.16 (6), p.693-706 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

8
Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number
Material Type:
Artigo
Adicionar ao Meu Espaço

Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number

CHEN, Tse-Wei ; CHIEN, Shao-Yi

IEEE transactions on very large scale integration (VLSI) systems, 2011-08, Vol.19 (8), p.1336-1345 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

9
Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis
Material Type:
Artigo
Adicionar ao Meu Espaço

Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis

CHEN, Tse-Wei ; CHIEN, Shao-Yi

IEEE transactions on very large scale integration (VLSI) systems, 2010-06, Vol.18 (6), p.957-966 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

10
An Energy and Performance Exploration of Network-on-Chip Architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

An Energy and Performance Exploration of Network-on-Chip Architectures

Banerjee, A. ; Wolkotte, P.T. ; Mullins, R.D. ; Moore, S.W. ; Smit, G.J.M.

IEEE transactions on very large scale integration (VLSI) systems, 2009-03, Vol.17 (3), p.319-329 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Recursos Online (8.838)
  2. Revistas revisadas por pares (5.926)

Refinar Meus Resultados

Tipo de Recurso 

  1. Artigos  (6.534)
  2. Anais de Congresso  (2.368)
  3. magazinearticle  (260)
  4. Book Chapters  (41)
  5. Livros  (2)
  6. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1988  (434)
  2. 1988Até1993  (1.350)
  3. 1994Até1999  (1.777)
  4. 2000Até2006  (3.277)
  5. Após 2006  (2.371)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.