skip to main content
Idioma:
Primo Advanced Search
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search prefilters
Busca Simples
Resultados 1 2 3 4 5 next page
Refinado por: Nome da Publicação: Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems remover assunto: Software remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults
LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults
Material Type:
Artigo 		Adicionar ao Meu Espaço

LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults

Ni, Tianming ; Yao, Yao ; Chang, Hao ; Lu, Lin ; Liang, Huaguo ; Yan, Aibin ; Huang, Zhengfeng ; Wen, Xiaoqing

IEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2938-2951 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
2
TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip
TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip
Material Type:
Artigo 		Adicionar ao Meu Espaço

TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip

Akopyan, Filipp ; Sawada, Jun ; Cassidy, Andrew ; Alvarez-Icaza, Rodrigo ; Arthur, John ; Merolla, Paul ; Imam, Nabil ; Nakamura, Yutaka ; Datta, Pallab ; Gi-Joon Nam ; Taba, Brian ; Beakes, Michael ; Brezzo, Bernard ; Kuang, Jente B. ; Manohar, Rajit ; Risk, William P. ; Jackson, Bryan ; Modha, Dharmendra S.

IEEE transactions on computer-aided design of integrated circuits and systems, 2015-10, Vol.34 (10), p.1537-1557 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
3
Microprocessor Optimizations for the Internet of Things: A Survey
Microprocessor Optimizations for the Internet of Things: A Survey
Material Type:
Artigo 		Adicionar ao Meu Espaço

Microprocessor Optimizations for the Internet of Things: A Survey

Adegbija, Tosiron ; Rogacs, Anita ; Patel, Chandrakant ; Gordon-Ross, Ann

IEEE transactions on computer-aided design of integrated circuits and systems, 2018-01, Vol.37 (1), p.7-20 [Periódico revisado por pares]

IEEE

Texto completo disponível

Citações Citado por
4
Power-Efficient Pipelined Multiprocessor Architecture With Parallel Trace-Back Mechanism for Multiple Pair-Wise Sequence Alignment
Power-Efficient Pipelined Multiprocessor Architecture With Parallel Trace-Back Mechanism for Multiple Pair-Wise Sequence Alignment
Material Type:
Artigo 		Adicionar ao Meu Espaço

Power-Efficient Pipelined Multiprocessor Architecture With Parallel Trace-Back Mechanism for Multiple Pair-Wise Sequence Alignment

Sarkar, Ardhendu ; Ghosh, Surajeet

IEEE transactions on computer-aided design of integrated circuits and systems, 2024, p.1-1 [Periódico revisado por pares]

IEEE

Texto completo disponível

Citações Citado por
5
Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits
Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits
Material Type:
Artigo 		Adicionar ao Meu Espaço

Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits

Ding, Jingwen ; Yamashita, Shigeru

IEEE transactions on computer-aided design of integrated circuits and systems, 2020-05, Vol.39 (5), p.1045-1058 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
6
ARMISTICE: Microarchitectural Leakage Modeling for Masked Software Formal Verification
ARMISTICE: Microarchitectural Leakage Modeling for Masked Software Formal Verification
Material Type:
Artigo 		Adicionar ao Meu Espaço

ARMISTICE: Microarchitectural Leakage Modeling for Masked Software Formal Verification

Grandmaison, Arnaud de ; Heydemann, Karine ; Meunier, Quentin L.

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-11, Vol.41 (11), p.3733-3744 [Periódico revisado por pares]

New York: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)

Texto completo disponível

Citações Citado por
7
From Layout to System: Early Stage Power Delivery and Architecture Co-Exploration
From Layout to System: Early Stage Power Delivery and Architecture Co-Exploration
Material Type:
Artigo 		Adicionar ao Meu Espaço

From Layout to System: Early Stage Power Delivery and Architecture Co-Exploration

Zhuo, Cheng ; Unda, Kassan ; Shi, Yiyu ; Shih, Wei-Kai

IEEE transactions on computer-aided design of integrated circuits and systems, 2019-07, Vol.38 (7), p.1291-1304 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
8
X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture
X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture
Material Type:
Artigo 		Adicionar ao Meu Espaço

X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture

Akbari, Omid ; Kamal, Mehdi ; Afzali-Kusha, Ali ; Pedram, Massoud ; Shafique, Muhammad

IEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2558-2571 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
9
GCIM: Toward Efficient Processing of Graph Convolutional Networks in 3D-Stacked Memory
GCIM: Toward Efficient Processing of Graph Convolutional Networks in 3D-Stacked Memory
Material Type:
Artigo 		Adicionar ao Meu Espaço

GCIM: Toward Efficient Processing of Graph Convolutional Networks in 3D-Stacked Memory

Chen, Jiaxian ; Lin, Yiquan ; Sun, Kaoyi ; Chen, Jiexin ; Ma, Chenlin ; Mao, Rui ; Wang, Yi

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-11, Vol.41 (11), p.3579-3590 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
10
Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW
Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW
Material Type:
Artigo 		Adicionar ao Meu Espaço

Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW

Rokicki, Simon ; Rohou, Erven ; Derrien, Steven

IEEE transactions on computer-aided design of integrated circuits and systems, 2019-10, Vol.38 (10), p.1872-1885 [Periódico revisado por pares]

IEEE

Texto completo disponível

Citações Citado por
Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
Refinar
  1. Antes de1991  (80)
  2. 1991Até1998  (131)
  3. 1999Até2006  (188)
  4. 2007Até2015  (259)
  5. Após 2015  (204)
  6. Mais opções open sub menu

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.