skip to main content
Idioma:
Refinado por: assunto: nor remover assunto: Computer Science, Hardware & Architecture remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Monolithic DFF-NAND and DFF-NOR logic circuits based on GaN MIS-HEMT
Monolithic DFF-NAND and DFF-NOR logic circuits based on GaN MIS-HEMT
Material Type:
Ata de Congresso 		Adicionar ao Meu Espaço

Monolithic DFF-NAND and DFF-NOR logic circuits based on GaN MIS-HEMT

Zhu, Yuhao ; Cui, Miao ; Li, Ang ; Li, Fan ; Wen, Huiqing ; Liu, Wen

2021 International Conference on IC Design and Technology (ICICDT), 2021, p.1-4

IEEE

Sem texto completo

Citações Citado por
2
A strategy to emulate NOR flash with NAND flash
A strategy to emulate NOR flash with NAND flash
Material Type:
Artigo 		Adicionar ao Meu Espaço

A strategy to emulate NOR flash with NAND flash

Chang, Yuan-Hao ; Lin, Jian-Hong ; Hsieh, Jen-Wei ; Kuo, Tei-Wei

ACM transactions on storage, 2010-07, Vol.6 (2), p.1-23 [Periódico revisado por pares]

Texto completo disponível

Citações Citado por
3
Design of monostable–bistable transition logic element using the BiCMOS-based negative differential resistance circuit
Design of monostable–bistable transition logic element using the BiCMOS-based negative differential resistance circuit
Material Type:
Artigo 		Adicionar ao Meu Espaço

Design of monostable–bistable transition logic element using the BiCMOS-based negative differential resistance circuit

Gan, Kwang-Jow ; Tsai, Cher-Shiung ; Hsien, Chi-Wen ; Li, Yu-Kuang ; Yeh, Wen-Kuan

Analog integrated circuits and signal processing, 2011-09, Vol.68 (3), p.379-385 [Periódico revisado por pares]

Boston: Springer US

Texto completo disponível

Citações Citado por
4
Verilog - A compact model of a ME-MTJ based XNOR/NOR gate
Verilog - A compact model of a ME-MTJ based XNOR/NOR gate
Material Type:
Ata de Congresso 		Adicionar ao Meu Espaço

Verilog - A compact model of a ME-MTJ based XNOR/NOR gate

Sharma, Nishtha ; Marshall, Andrew ; Bird, Jonathan

2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2017, p.162-167

IEEE

Sem texto completo

Citações Citado por
5
A NOR Emulation Strategy over NAND Flash Memory
A NOR Emulation Strategy over NAND Flash Memory
Material Type:
Ata de Congresso 		Adicionar ao Meu Espaço

A NOR Emulation Strategy over NAND Flash Memory

Jian-Hong Lin ; Yuan-Hao Chang ; Jen-Wei Hsieh ; Tei-Wei Kuo ; Cheng-Chih Yang

13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007), 2007, p.95-102

IEEE

Texto completo disponível

Citações Citado por

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.