skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: assunto: Applied Sciences remover assunto: Computer Science remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints
Material Type:
Artigo
Adicionar ao Meu Espaço

Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints

Chabini, N. ; Wolf, W.

IEEE transactions on very large scale integration (VLSI) systems, 2005-10, Vol.13 (10), p.1113-1126 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

2
Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling
Material Type:
Artigo
Adicionar ao Meu Espaço

Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling

Chabini, N. ; Wolf, W.

IEEE transactions on very large scale integration (VLSI) systems, 2004-06, Vol.12 (6), p.573-589 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

3
Hardware implementation of evolvable block-based neural networks utilizing a cost efficient sigmoid-like activation function
Material Type:
Artigo
Adicionar ao Meu Espaço

Hardware implementation of evolvable block-based neural networks utilizing a cost efficient sigmoid-like activation function

Nambiar, Vishnu P. ; Khalil-Hani, Mohamed ; Sahnoun, Riadh ; Marsono, M.N.

Neurocomputing (Amsterdam), 2014-09, Vol.140, p.228-241 [Periódico revisado por pares]

Amsterdam: Elsevier B.V

Texto completo disponível

4
Asynchronous Data-Driven Circuit Synthesis
Material Type:
Artigo
Adicionar ao Meu Espaço

Asynchronous Data-Driven Circuit Synthesis

Taylor, Sam ; Edwards, Doug A ; Plana, Luis A ; Tarazona D, Luis A

IEEE transactions on very large scale integration (VLSI) systems, 2010-07, Vol.18 (7), p.1093-1106 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

5
Differentiation of discrete multidimensional signals
Material Type:
Artigo
Adicionar ao Meu Espaço

Differentiation of discrete multidimensional signals

Farid, H. ; Simoncelli, E.P.

IEEE transactions on image processing, 2004-04, Vol.13 (4), p.496-508 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

6
On the Design of RNS Reverse Converters for the Four-Moduli Set {2n + 1, 2n ― 1, 2n, 2n+1 + 1}
Material Type:
Artigo
Adicionar ao Meu Espaço

On the Design of RNS Reverse Converters for the Four-Moduli Set {2n + 1, 2n ― 1, 2n, 2n+1 + 1}

SOUSA, Leonel ; ANTAO, Samuel ; CHAVES, Ricardo

IEEE transactions on very large scale integration (VLSI) systems, 2013-10, Vol.21 (10), p.1945-1949 [Periódico revisado por pares]

New York, NY: Institute of Electrical and Electronics Engineers

Texto completo disponível

7
Overlap-Save and Overlap-Add Filters: Optimal Design and Comparison
Material Type:
Artigo
Adicionar ao Meu Espaço

Overlap-Save and Overlap-Add Filters: Optimal Design and Comparison

Daher, Ali ; Baghious, El-Houssain ; Burel, Gilles ; Radoi, Emanuel

IEEE transactions on signal processing, 2010-06, Vol.58 (6), p.3066-3075 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

8
An Ultra Low Power Baseband Transceiver IC for Wireless Body Area Network in 0.18- \mu m CMOS Technology
Material Type:
Artigo
Adicionar ao Meu Espaço

An Ultra Low Power Baseband Transceiver IC for Wireless Body Area Network in 0.18- \mu m CMOS Technology

Liu, Xin ; Zheng, Yuanjin ; Zhao, Bin ; Wang, Yisheng ; Phyu, Myint Wai

IEEE transactions on very large scale integration (VLSI) systems, 2011-08, Vol.19 (8), p.1418-1428 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

9
The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits

Eisele, M. ; Berthold, J. ; Schmitt-Landsiedel, D. ; Mahnkopf, R.

IEEE transactions on very large scale integration (VLSI) systems, 1997-12, Vol.5 (4), p.360-368 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

10
Approach to design a compact reversible low power binary comparator
Material Type:
Artigo
Adicionar ao Meu Espaço

Approach to design a compact reversible low power binary comparator

Hasan Babu, Hafiz Md ; Saleheen, Nazir ; Jamal, Lafifa ; Sarwar, Sheikh Muhammad ; Sasao, Tsutomu

IET computers & digital techniques, 2014-05, Vol.8 (3), p.129-139 [Periódico revisado por pares]

Stevenage: The Institution of Engineering and Technology

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (2.547)

Refinar Meus Resultados

Tipo de Recurso 

  1. Artigos  (2.549)
  2. Anais de Congresso  (806)
  3. magazinearticle  (49)
  4. Book Chapters  (48)
  5. Livros  (4)
  6. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1989  (134)
  2. 1989Até1995  (369)
  3. 1996Até2002  (697)
  4. 2003Até2010  (1.495)
  5. Após 2010  (772)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.