skip to main content
Resultados 1 2 3 4 5 next page
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Hybrid shared-memory and message-passing multiprocessor system-on-chip for UWB MAC layer
Material Type:
Artigo
Adicionar ao Meu Espaço

Hybrid shared-memory and message-passing multiprocessor system-on-chip for UWB MAC layer

Xiao, Hao ; Zheng, Busheng ; Isshiki, Tsuyoshi ; Kunieda, Hiroaki

IET computers & digital techniques, 2017-01, Vol.11 (1), p.8-15 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

2
Exploiting memory allocations in clusterised many-core architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

Exploiting memory allocations in clusterised many-core architectures

Garibotti, Rafael ; Ost, Luciano ; Butko, Anastasiia ; Reis, Ricardo ; Gamatié, Abdoulaye ; Sassatelli, Gilles

IET computers & digital techniques, 2019-07, Vol.13 (4), p.302-311 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

3
Multiple sampling PSC-PWM with hierarchical control architecture for MMC-DSTATCOM
Material Type:
Artigo
Adicionar ao Meu Espaço

Multiple sampling PSC-PWM with hierarchical control architecture for MMC-DSTATCOM

Zhang, Yuxiao ; Dai, Ke ; Xu, Chen ; Kang, Yong ; Dai, Ziwei

IET electric power applications, 2019-10, Vol.13 (10), p.1431-1440 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

4
Decentralised resilient autonomous control architecture for dynamic microgrids
Material Type:
Artigo
Adicionar ao Meu Espaço

Decentralised resilient autonomous control architecture for dynamic microgrids

Bani-Ahmed, Abedalsalam ; Rashidi, Mohammed ; Nasiri, Adel

IET generation, transmission & distribution, 2019-06, Vol.13 (11), p.2182-2189 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

5
Implementation of a low-power LVQ architecture on FPGA
Material Type:
Artigo
Adicionar ao Meu Espaço

Implementation of a low-power LVQ architecture on FPGA

Chalbi, Najoua ; Boubaker, Mohamed ; Hedi Bedoui, Mohamed

IET circuits, devices & systems, 2017-11, Vol.11 (6), p.597-604 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

6
CUDA memory optimisation strategies for motion estimation
Material Type:
Artigo
Adicionar ao Meu Espaço

CUDA memory optimisation strategies for motion estimation

Sayadi, Fatma Elzahra ; Chouchene, Marwa ; Bahri, Haithem ; Khemiri, Randa ; Atri, Mohamed

IET computers & digital techniques, 2019-01, Vol.13 (1), p.20-27 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

7
Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration
Material Type:
Artigo
Adicionar ao Meu Espaço

Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration

Trefzer, Martin A ; Walker, James A ; Bale, Simon J ; Tyrrell, Andy M

IET computers & digital techniques, 2015-07, Vol.9 (4), p.190-196 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

8
Compact and high-throughput parameterisable architectures for memory-based FFT algorithms
Material Type:
Artigo
Adicionar ao Meu Espaço

Compact and high-throughput parameterisable architectures for memory-based FFT algorithms

Valencia, Daniel ; Alimohammad, Amirhossein

IET circuits, devices & systems, 2019-08, Vol.13 (5), p.696-703 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

9
Digital predistortion architecture with reduced ADC dynamic range
Material Type:
Artigo
Adicionar ao Meu Espaço

Digital predistortion architecture with reduced ADC dynamic range

Liu, Ying ; Quan, Xin ; Shao, Shihai ; Tang, Youxi

Electronics letters, 2016-03, Vol.52 (6), p.435-437 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

10
High-throughput and compact reconfigurable architectures for recursive filters
Material Type:
Artigo
Adicionar ao Meu Espaço

High-throughput and compact reconfigurable architectures for recursive filters

Shinde, Vaishali ; Jai Kumar, Ganesh ; Valencia, Daniel ; Alimohammad, Amirhossein

IET communications, 2018-08, Vol.12 (13), p.1616-1623 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Refinar Meus Resultados

Tipo de Recurso 

  1. Artigos  (1.220)
  2. Anais de Congresso  (1)
  3. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de2009  (116)
  2. 2009Até2011  (138)
  3. 2012Até2014  (237)
  4. 2015Até2018  (459)
  5. Após 2018  (272)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.