skip to main content
Idioma:
Resultados 1 2 3 4 5 next page
Refinado por: Nome da Publicação: Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture
Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture
Material Type:
Artigo 		Adicionar ao Meu Espaço

Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture

Wang, Boqian ; Lu, Zhonghai

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-05, Vol.41 (5), p.1523-1536 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
2
An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures
An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures
Material Type:
Artigo 		Adicionar ao Meu Espaço

An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures

Zulehner, Alwin ; Paler, Alexandru ; Wille, Robert

IEEE transactions on computer-aided design of integrated circuits and systems, 2019-07, Vol.38 (7), p.1226-1236 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
3
LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults
LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults
Material Type:
Artigo 		Adicionar ao Meu Espaço

LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults

Ni, Tianming ; Yao, Yao ; Chang, Hao ; Lu, Lin ; Liang, Huaguo ; Yan, Aibin ; Huang, Zhengfeng ; Wen, Xiaoqing

IEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2938-2951 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
4
Hardware/Software Co-Exploration of Neural Architectures
Hardware/Software Co-Exploration of Neural Architectures
Material Type:
Artigo 		Adicionar ao Meu Espaço

Hardware/Software Co-Exploration of Neural Architectures

Jiang, Weiwen ; Yang, Lei ; Sha, Edwin Hsing-Mean ; Zhuge, Qingfeng ; Gu, Shouzhen ; Dasgupta, Sakyasingha ; Shi, Yiyu ; Hu, Jingtong

IEEE transactions on computer-aided design of integrated circuits and systems, 2020-12, Vol.39 (12), p.4805-4815 [Periódico revisado por pares]

IEEE

Texto completo disponível

Citações Citado por
5
Specializing CGRAs for Light-Weight Convolutional Neural Networks
Specializing CGRAs for Light-Weight Convolutional Neural Networks
Material Type:
Artigo 		Adicionar ao Meu Espaço

Specializing CGRAs for Light-Weight Convolutional Neural Networks

Lee, Jungi ; Lee, Jongeun

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-10, Vol.41 (10), p.3387-3399 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
6
TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip
TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip
Material Type:
Artigo 		Adicionar ao Meu Espaço

TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip

Akopyan, Filipp ; Sawada, Jun ; Cassidy, Andrew ; Alvarez-Icaza, Rodrigo ; Arthur, John ; Merolla, Paul ; Imam, Nabil ; Nakamura, Yutaka ; Datta, Pallab ; Gi-Joon Nam ; Taba, Brian ; Beakes, Michael ; Brezzo, Bernard ; Kuang, Jente B. ; Manohar, Rajit ; Risk, William P. ; Jackson, Bryan ; Modha, Dharmendra S.

IEEE transactions on computer-aided design of integrated circuits and systems, 2015-10, Vol.34 (10), p.1537-1557 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
7
MCM-GPU Voltage Noise Characterization and Architecture-Level Mitigation
MCM-GPU Voltage Noise Characterization and Architecture-Level Mitigation
Material Type:
Artigo 		Adicionar ao Meu Espaço

MCM-GPU Voltage Noise Characterization and Architecture-Level Mitigation

Tan, Jingweijia ; Chen, Keyu ; Wang, Weiren ; Yan, Kaige ; Wei, Xiaohui

IEEE transactions on computer-aided design of integrated circuits and systems, 2023-12, Vol.42 (12), p.1-1 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
8
FeCrypto: Instruction Set Architecture for Cryptographic Algorithms Based on FeFET-based In-memory Computing
FeCrypto: Instruction Set Architecture for Cryptographic Algorithms Based on FeFET-based In-memory Computing
Material Type:
Artigo 		Adicionar ao Meu Espaço

FeCrypto: Instruction Set Architecture for Cryptographic Algorithms Based on FeFET-based In-memory Computing

Liu, Rui ; Zhang, Xiaoyu ; Xie, Zhiwen ; Wang, Xinyu ; Li, Zerun ; Chen, Xiaoming ; Han, Yinhe ; Tang, Minghua

IEEE transactions on computer-aided design of integrated circuits and systems, 2023-09, Vol.42 (9), p.1-1 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
9
SCANN: Synthesis of Compact and Accurate Neural Networks
SCANN: Synthesis of Compact and Accurate Neural Networks
Material Type:
Artigo 		Adicionar ao Meu Espaço

SCANN: Synthesis of Compact and Accurate Neural Networks

Hassantabar, Shayan ; Wang, Zeyu ; Jha, Niraj K.

IEEE transactions on computer-aided design of integrated circuits and systems, 2022-09, Vol.41 (9), p.3012-3025 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
10
SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput
SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput
Material Type:
Artigo 		Adicionar ao Meu Espaço

SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput

Ben-Hur, Rotem ; Ronen, Ronny ; Haj-Ali, Ameer ; Bhattacharjee, Debjyoti ; Eliahu, Adi ; Peled, Natan ; Kvatinsky, Shahar

IEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2434-2447 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por
Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
Refinar
  1. Antes de1991  (615)
  2. 1991Até1998  (1.117)
  3. 1999Até2006  (1.222)
  4. 2007Até2015  (1.534)
  5. Após 2015  (2.315)
  6. Mais opções open sub menu

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.