skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: Base de dados/Biblioteca: ACM Digital Library remover assunto: Digital Circuits remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients

Badaroglu, M. ; Tiri, K. ; Donnay, S. ; Wambacq, P. ; Verbauwhede, I. ; Gielen, G. ; De Man, H.

Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324), 2002, p.399-404

IEEE

Texto completo disponível

2
First-order incremental block-based statistical timing analysis
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

First-order incremental block-based statistical timing analysis

Visweswariah, C. ; Ravindran, K. ; Kalafala, K. ; Walker, S. G. ; Narayan, S.

Proceedings of the 41st annual Design Automation Conference, 2004, p.331-336

New York, NY, USA: ACM

Texto completo disponível

3
Fortifying analog models with equivalence checking and coverage analysis
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Fortifying analog models with equivalence checking and coverage analysis

Horowitz, Mark ; Jeeradit, Metha ; Lau, Frances ; Liao, Sabrina ; Lim, ByongChan ; Mao, James

Design Automation Conference, 2010, p.425-430

New York, NY, USA: ACM

Texto completo disponível

4
RIMEP2: Evolutionary Design of Reversible Digital Circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

RIMEP2: Evolutionary Design of Reversible Digital Circuits

Hadjam, Fatima Zohra ; Moraga, Claudio

ACM journal on emerging technologies in computing systems, 2014-12, Vol.11 (3), p.1-23 [Periódico revisado por pares]

Texto completo disponível

5
A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors
Material Type:
Artigo
Adicionar ao Meu Espaço

A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors

GEBHART, Mark ; JOHNSON, Daniel R ; TARJAN, David ; KECKLER, Stephen W ; DALLY, William J ; LINDHOLM, Erik ; SKADRON, Kevin

ACM transactions on computer systems, 2012-04, Vol.30 (2), p.1-38 [Periódico revisado por pares]

New York, NY: Association for Computing Machinery

Texto completo disponível

6
EM attack sensor: concept, circuit, and design-automation methodology
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

EM attack sensor: concept, circuit, and design-automation methodology

Miura, Noriyuki ; Fujimoto, Daisuke ; Nagata, Makoto ; Homma, Naofumi ; Hayashi, Yuichi ; Aoki, Takafumi

Proceedings of the 52nd Annual Design Automation Conference, 2015, p.1-6

New York, NY, USA: ACM

Texto completo disponível

7
Employing circadian rhythms to enhance power and reliability
Material Type:
Artigo
Adicionar ao Meu Espaço

Employing circadian rhythms to enhance power and reliability

Gupta, Saket ; Sapatnekar, Sachin S.

ACM transactions on design automation of electronic systems, 2013-07, Vol.18 (3), p.1-23 [Periódico revisado por pares]

Texto completo disponível

8
Scalable specification mining for verification and diagnosis
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Scalable specification mining for verification and diagnosis

Li, Wenchao ; Forin, Alessandro ; Seshia, Sanjit A.

Design Automation Conference, 2010, p.755-760

New York, NY, USA: ACM

Texto completo disponível

9
An efficient algorithm for finding empty space for online FPGA placement
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

An efficient algorithm for finding empty space for online FPGA placement

Handa, Manish ; Vemuri, Ranga

Proceedings of the 41st annual Design Automation Conference, 2004, p.960-965

New York, NY, USA: ACM

Texto completo disponível

10
Analog and Digital Circuit Design in 65 nm CMOS: End of the Road?
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Analog and Digital Circuit Design in 65 nm CMOS: End of the Road?

Gielen, Georges ; Dehaene, Wim ; Christie, Phillip ; Draxelmayr, Dieter ; Janssens, Edmond ; Maex, Karen ; Vucurevich, Ted

Design, Automation and Test in Europe, 2005, p.36-42

Washington, DC, USA: IEEE Computer Society

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (6)

Refinar Meus Resultados

Tipo de Recurso 

  1. Anais de Congresso  (200)
  2. Artigos  (6)
  3. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1990  (9)
  2. 1990Até1995  (24)
  3. 1996Até2002  (51)
  4. 2003Até2009  (112)
  5. Após 2009  (11)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.