Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Livro
|
Digital Systems Design with FPGAs and CPLDsGrout, IanSan Diego: Elsevier Science 2011Texto completo disponível |
|
2 |
Material Type: Artigo
|
Teaching Digital Circuit Design With a 3-D Video Game: The Impact of Using In-Game Tools on Students' PerformanceOren, Mehmet ; Pedersen, Susan ; Butler-Purry, Karen L.IEEE transactions on education, 2021-02, Vol.64 (1), p.24-31 [Periódico revisado por pares]IEEETexto completo disponível |
|
3 |
Material Type: Artigo
|
A Novel Design and Modeling Paradigm for Memristor-Based Crossbar CircuitsVourkas, I. ; Sirakoulis, G. C.IEEE transactions on nanotechnology, 2012-11, Vol.11 (6), p.1151-1159 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
4 |
Material Type: Artigo
|
Influence of N-Well Contact Area on the Pulse Width of Single-Event TransientsAhlbin, J. R. ; Atkinson, N. M. ; Gadlage, M. J. ; Gaspard, N. J. ; Bhuva, B. L. ; Loveless, T. D. ; Zhang, E. X. ; Chen, L. ; Massengill, L. W.IEEE transactions on nuclear science, 2011-12, Vol.58 (6), p.2585-2590 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
5 |
Material Type: Artigo
|
A Low-Power Digital IC Design Inside the Wireless Endoscopic CapsuleXie, X. ; Li, G. ; Chen, X. ; Li, X. ; Wang, Z.IEEE journal of solid-state circuits, 2006-11, Vol.41 (11), p.2390-2400 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
6 |
Material Type: Artigo
|
Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuitsBadaroglu, M. ; van Heijningen, M. ; Gravot, V. ; Compiet, J. ; Donnay, S. ; Gielen, G.G.E. ; De Man, H.J.IEEE journal of solid-state circuits, 2002-11, Vol.37 (11), p.1383-1395 [Periódico revisado por pares]New York: IEEETexto completo disponível |
|
7 |
Material Type: Artigo
|
Asynchronous Data-Driven Circuit SynthesisTaylor, Sam ; Edwards, Doug A ; Plana, Luis A ; Tarazona D, Luis AIEEE transactions on very large scale integration (VLSI) systems, 2010-07, Vol.18 (7), p.1093-1106 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
8 |
Material Type: Artigo
|
Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold OperationIk Joon Chang ; Sang Phill Park ; Roy, K.IEEE journal of solid-state circuits, 2010-02, Vol.45 (2), p.401-410 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
9 |
Material Type: Artigo
|
On the Design of RNS Reverse Converters for the Four-Moduli Set {2n + 1, 2n ― 1, 2n, 2n+1 + 1}SOUSA, Leonel ; ANTAO, Samuel ; CHAVES, RicardoIEEE transactions on very large scale integration (VLSI) systems, 2013-10, Vol.21 (10), p.1945-1949 [Periódico revisado por pares]New York, NY: Institute of Electrical and Electronics EngineersTexto completo disponível |
|
10 |
Material Type: Ata de Congresso
|
A new architecture for designing noise-tolerant digital circuitsLAKES, Jeremy M ; LEE, Samuel CProceedings of SPIE, the International Society for Optical Engineering, 2011, Vol.7980Bellingham, Wash: SPIETexto completo disponível |