skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints
Material Type:
Artigo
Adicionar ao Meu Espaço

Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints

Chabini, N. ; Wolf, W.

IEEE transactions on very large scale integration (VLSI) systems, 2005-10, Vol.13 (10), p.1113-1126 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

2
Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling
Material Type:
Artigo
Adicionar ao Meu Espaço

Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling

Chabini, N. ; Wolf, W.

IEEE transactions on very large scale integration (VLSI) systems, 2004-06, Vol.12 (6), p.573-589 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

3
Partitioning and pipelining for performance-constrained hardware/software systems
Material Type:
Artigo
Adicionar ao Meu Espaço

Partitioning and pipelining for performance-constrained hardware/software systems

Bakshi, S. ; Gajski, D.D.

IEEE transactions on very large scale integration (VLSI) systems, 1999-12, Vol.7 (4), p.419-432 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

4
Efficient timing closure without timing driven placement and routing
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Efficient timing closure without timing driven placement and routing

Vujkovic, Miodrag ; Wadkins, David ; Swartz, Bill ; Sechen, Carl

Annual ACM IEEE Design Automation Conference: Proceedings of the 41st annual conference on Design automation; 07-11 June 2004, 2004, p.268-273

New York, NY, USA: ACM

Texto completo disponível

5
Performance-Effective Compaction of Standard-Cell Libraries for Digital Design
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Performance-Effective Compaction of Standard-Cell Libraries for Digital Design

Ricci, Andrea ; De Munari, Ilaria ; Ciampolini, Paolo

2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, 2009, p.315-322

IEEE

Texto completo disponível

6
Stereo Vision Algorithm Implementation in FPGA Using Census Transform for Effective Resource Optimization
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Stereo Vision Algorithm Implementation in FPGA Using Census Transform for Effective Resource Optimization

Ibarra-Manzano, M.A. ; Almanza-Ojeda, D.-L. ; Devy, M. ; Boizard, J.-L. ; Fourniols, J.-Y.

2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, 2009, p.799-805

IEEE

Texto completo disponível

7
Teaching digital HW-design by implementing a complete MP3 decoder
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Teaching digital HW-design by implementing a complete MP3 decoder

Hedberg, H. ; Lenart, T. ; Svensson, H. ; Nilsson, P. ; Owall, V.

IEEE International Conference on Microelectronic Systems Education (MSE), 2003,Anaheim, CA, United States,2003-06-01 - 2003-06-02, 2003, p.31-32

IEEE

Texto completo disponível

8
Optimization of Dilution and Mixing of Biochemical Samples Using Digital Microfluidic Biochips
Material Type:
Artigo
Adicionar ao Meu Espaço

Optimization of Dilution and Mixing of Biochemical Samples Using Digital Microfluidic Biochips

Roy, Sudip ; Bhattacharya, Bhargab B ; Chakrabarty, Krishnendu

IEEE transactions on computer-aided design of integrated circuits and systems, 2010-11, Vol.29 (11), p.1696-1708 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

9
Obfuscating DSP Circuits via High-Level Transformations
Material Type:
Artigo
Adicionar ao Meu Espaço

Obfuscating DSP Circuits via High-Level Transformations

Yingjie Lao ; Parhi, Keshab K.

IEEE transactions on very large scale integration (VLSI) systems, 2015-05, Vol.23 (5), p.819-830 [Periódico revisado por pares]

IEEE

Texto completo disponível

10
Modular Design of High-Throughput, Low-Latency Sorting Units
Material Type:
Artigo
Adicionar ao Meu Espaço

Modular Design of High-Throughput, Low-Latency Sorting Units

Farmahini-Farahani, A. ; Duwe, H. J. ; Schulte, M. J. ; Compton, K.

IEEE transactions on computers, 2013-07, Vol.62 (7), p.1389-1402 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Recursos Online (525)
  2. Revistas revisadas por pares (208)

Refinar Meus Resultados

Tipo de Recurso 

  1. Anais de Congresso  (314)
  2. Artigos  (222)
  3. magazinearticle  (3)
  4. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1985  (10)
  2. 1985Até1992  (36)
  3. 1993Até2000  (120)
  4. 2001Até2009  (261)
  5. Após 2009  (121)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.