skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Obfuscating DSP Circuits via High-Level Transformations
Material Type:
Artigo
Adicionar ao Meu Espaço

Obfuscating DSP Circuits via High-Level Transformations

Yingjie Lao ; Parhi, Keshab K.

IEEE transactions on very large scale integration (VLSI) systems, 2015-05, Vol.23 (5), p.819-830 [Periódico revisado por pares]

IEEE

Texto completo disponível

2
Modular Design of High-Throughput, Low-Latency Sorting Units
Material Type:
Artigo
Adicionar ao Meu Espaço

Modular Design of High-Throughput, Low-Latency Sorting Units

Farmahini-Farahani, A. ; Duwe, H. J. ; Schulte, M. J. ; Compton, K.

IEEE transactions on computers, 2013-07, Vol.62 (7), p.1389-1402 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

3
Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications
Material Type:
Artigo
Adicionar ao Meu Espaço

Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications

Narayanamoorthy, Srinivasan ; Moghaddam, Hadi Asghari ; Zhenhong Liu ; Taejoon Park ; Nam Sung Kim

IEEE transactions on very large scale integration (VLSI) systems, 2015-06, Vol.23 (6), p.1180-1184 [Periódico revisado por pares]

IEEE

Texto completo disponível

4
Evaluation of Large Integer Multiplication Methods on Hardware
Material Type:
Artigo
Adicionar ao Meu Espaço

Evaluation of Large Integer Multiplication Methods on Hardware

Rafferty, Ciara ; O'Neill, Maire ; Hanley, Neil

IEEE transactions on computers, 2017-08, Vol.66 (8), p.1369-1382 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

5
Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing
Material Type:
Artigo
Adicionar ao Meu Espaço

Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing

Guan, Xuan ; Fei, Yunsi ; Lin, Hai

IEEE transactions on very large scale integration (VLSI) systems, 2012-03, Vol.20 (3), p.551-563 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

6
WRA-SS: A High-Performance Accelerator Integrating Winograd With Structured Sparsity for Convolutional Neural Networks
Material Type:
Artigo
Adicionar ao Meu Espaço

WRA-SS: A High-Performance Accelerator Integrating Winograd With Structured Sparsity for Convolutional Neural Networks

Yang, Chen ; Meng, Yishuo ; Xi, Jiawei ; Xiang, Siwei ; Wang, Jianfei ; Mei, Kuizhi

IEEE transactions on very large scale integration (VLSI) systems, 2024-01, Vol.32 (1), p.164-177 [Periódico revisado por pares]

IEEE

Texto completo disponível

7
High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier
Material Type:
Artigo
Adicionar ao Meu Espaço

High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier

Chen, Jiajia ; Chang, Chip-Hong

IEEE transactions on computer-aided design of integrated circuits and systems, 2009-12, Vol.28 (12), p.1844-1856 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

8
A New Paradigm of Common Subexpression Elimination by Unification of Addition and Subtraction
Material Type:
Artigo
Adicionar ao Meu Espaço

A New Paradigm of Common Subexpression Elimination by Unification of Addition and Subtraction

Ding, Jiatao ; Chen, Jiajia ; Chang, Chip-Hong

IEEE transactions on computer-aided design of integrated circuits and systems, 2016-10, Vol.35 (10), p.1605-1617 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

9
Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications
Material Type:
Artigo
Adicionar ao Meu Espaço

Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications

Aksoy, L. ; da Costa, E. ; Flores, P. ; Monteiro, J.

IEEE transactions on computer-aided design of integrated circuits and systems, 2008-06, Vol.27 (6), p.1013-1026 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

10
DFT Computation Using Gauss-Eisenstein Basis: FFT Algorithms and VLSI Architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

DFT Computation Using Gauss-Eisenstein Basis: FFT Algorithms and VLSI Architectures

Coelho, Diego F. G. ; Cintra, Renato J. ; Rajapaksha, Nilanka ; Madanayake, Arjuna ; Dimitrov, Vassil S.

IEEE transactions on computers, 2017-08, Vol.66 (8), p.1442-1448 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Recursos Online (157)
  2. Revistas revisadas por pares (41)

Refinar Meus Resultados

Tipo de Recurso 

  1. Anais de Congresso  (129)
  2. Artigos  (42)
  3. magazinearticle  (1)
  4. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1992  (8)
  2. 1992Até1998  (42)
  3. 1999Até2004  (31)
  4. 2005Até2011  (56)
  5. Após 2011  (44)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.