Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
Obfuscating DSP Circuits via High-Level TransformationsYingjie Lao ; Parhi, Keshab K.IEEE transactions on very large scale integration (VLSI) systems, 2015-05, Vol.23 (5), p.819-830 [Periódico revisado por pares]IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
Modular Design of High-Throughput, Low-Latency Sorting UnitsFarmahini-Farahani, A. ; Duwe, H. J. ; Schulte, M. J. ; Compton, K.IEEE transactions on computers, 2013-07, Vol.62 (7), p.1389-1402 [Periódico revisado por pares]New York: IEEETexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification ApplicationsNarayanamoorthy, Srinivasan ; Moghaddam, Hadi Asghari ; Zhenhong Liu ; Taejoon Park ; Nam Sung KimIEEE transactions on very large scale integration (VLSI) systems, 2015-06, Vol.23 (6), p.1180-1184 [Periódico revisado por pares]IEEETexto completo disponível |
4 |
Material Type: Artigo
|
![]() |
Evaluation of Large Integer Multiplication Methods on HardwareRafferty, Ciara ; O'Neill, Maire ; Hanley, NeilIEEE transactions on computers, 2017-08, Vol.66 (8), p.1369-1382 [Periódico revisado por pares]New York: IEEETexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT ProcessingGuan, Xuan ; Fei, Yunsi ; Lin, HaiIEEE transactions on very large scale integration (VLSI) systems, 2012-03, Vol.20 (3), p.551-563 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
WRA-SS: A High-Performance Accelerator Integrating Winograd With Structured Sparsity for Convolutional Neural NetworksYang, Chen ; Meng, Yishuo ; Xi, Jiawei ; Xiang, Siwei ; Wang, Jianfei ; Mei, KuizhiIEEE transactions on very large scale integration (VLSI) systems, 2024-01, Vol.32 (1), p.164-177 [Periódico revisado por pares]IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
High-Level Synthesis Algorithm for the Design of Reconfigurable Constant MultiplierChen, Jiajia ; Chang, Chip-HongIEEE transactions on computer-aided design of integrated circuits and systems, 2009-12, Vol.28 (12), p.1844-1856 [Periódico revisado por pares]New York: IEEETexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
A New Paradigm of Common Subexpression Elimination by Unification of Addition and SubtractionDing, Jiatao ; Chen, Jiajia ; Chang, Chip-HongIEEE transactions on computer-aided design of integrated circuits and systems, 2016-10, Vol.35 (10), p.1605-1617 [Periódico revisado por pares]New York: IEEETexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant MultiplicationsAksoy, L. ; da Costa, E. ; Flores, P. ; Monteiro, J.IEEE transactions on computer-aided design of integrated circuits and systems, 2008-06, Vol.27 (6), p.1013-1026 [Periódico revisado por pares]New York: IEEETexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
DFT Computation Using Gauss-Eisenstein Basis: FFT Algorithms and VLSI ArchitecturesCoelho, Diego F. G. ; Cintra, Renato J. ; Rajapaksha, Nilanka ; Madanayake, Arjuna ; Dimitrov, Vassil S.IEEE transactions on computers, 2017-08, Vol.66 (8), p.1442-1448 [Periódico revisado por pares]New York: IEEETexto completo disponível |