skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: Base de dados/Biblioteca: EZB Electronic Journals Library remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits

Moaiyeri, Mohammad Hossein ; Mirzaee, Reza Faghih ; Doostaregan, Akbar ; Navi, Keivan ; Hashemipour, Omid

IET computers & digital techniques, 2013-07, Vol.7 (4), p.167-181 [Periódico revisado por pares]

Stevenage: The Institution of Engineering and Technology

Texto completo disponível

2
Ternary DDCVSL: a combined dynamic logic style for standard ternary logic with single power source
Material Type:
Artigo
Adicionar ao Meu Espaço

Ternary DDCVSL: a combined dynamic logic style for standard ternary logic with single power source

Azimi, Nooshin ; Mirzaee, Reza Faghih ; Navi, Keivan ; Rahmani, Amir Masoud

IET computers & digital techniques, 2020-07, Vol.14 (4), p.166-175 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

3
In memory computation using quantum-dot cellular automata
Material Type:
Artigo
Adicionar ao Meu Espaço

In memory computation using quantum-dot cellular automata

Goswami, Mrinal ; Pal, Jayanta ; Roy Choudhury, Mayukh ; Chougule, Pritam P ; Sen, Bibhash

IET computers & digital techniques, 2020-11, Vol.14 (6), p.336-343 [Periódico revisado por pares]

The Institution of Engineering and Technology

Texto completo disponível

4
Scalable 2T2R Logic Computation Structure: Design From Digital Logic Circuits to 3-D Stacked Memory Arrays
Material Type:
Artigo
Adicionar ao Meu Espaço

Scalable 2T2R Logic Computation Structure: Design From Digital Logic Circuits to 3-D Stacked Memory Arrays

Yang, Zongxian ; Pan, Kangqiang ; Zhou, Norman Y. ; Wei, Lan

IEEE journal on exploratory solid-state computational devices and circuits, 2022-12, Vol.8 (2), p.84-92 [Periódico revisado por pares]

Piscataway: IEEE

Texto completo disponível

5
Towards Area Efficient Logic Circuit: Exploring Potential of Reconfigurable Gate by Generic Exact Synthesis
Material Type:
Artigo
Adicionar ao Meu Espaço

Towards Area Efficient Logic Circuit: Exploring Potential of Reconfigurable Gate by Generic Exact Synthesis

Shang, Liuting ; Naeemi, Azad ; Pan, Chenyun

IEEE open journal of the Computer Society, 2023-01, Vol.4, p.1-12 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

6
RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures

Coluccio, Andrea ; Ieva, Antonia ; Riente, Fabrizio ; Roch, Massimo Ruo ; Ottavi, Marco ; Vacca, Marco

Electronics (Basel), 2022-10, Vol.11 (19), p.2990 [Periódico revisado por pares]

Basel: MDPI AG

Texto completo disponível

7
Analysis of Network Slicing for Management of 5G Networks Using Machine Learning Techniques
Material Type:
Artigo
Adicionar ao Meu Espaço

Analysis of Network Slicing for Management of 5G Networks Using Machine Learning Techniques

Singh, Randeep ; Mehbodniya, Abolfazl ; Webber, Julian L. ; Dadheech, Pankaj ; Pavithra, G. ; Alzaidi, Mohammed S. ; Akwafo, Reynah Rajakani, Kalidoss ; Kalidoss Rajakani

Wireless communications and mobile computing, 2022-06, Vol.2022, p.1-10 [Periódico revisado por pares]

Oxford: Hindawi

Texto completo disponível

8
Verification of serialising instructions for security against transient execution attacks
Material Type:
Artigo
Adicionar ao Meu Espaço

Verification of serialising instructions for security against transient execution attacks

Ponugoti, Kushal K. ; Srinivasan, Sudarshan K. ; Mathure, Nimish

IET computers & digital techniques, 2023-07, Vol.17 (3-4), p.127-140 [Periódico revisado por pares]

Hindawi-IET

Texto completo disponível

9
Binary decision diagram‐based synthesis technique for improved mapping of Boolean functions inside memristive crossbar‐slices
Material Type:
Artigo
Adicionar ao Meu Espaço

Binary decision diagram‐based synthesis technique for improved mapping of Boolean functions inside memristive crossbar‐slices

Chakraborty, Anindita ; Maurya, Vivek ; Prasad, Sneha ; Gupta, Suryansh ; Chakraborty, Rajat Subhra ; Rahaman, Hafizur

IET computers & digital techniques, 2021-03, Vol.15 (2), p.112-124 [Periódico revisado por pares]

Hindawi-IET

Texto completo disponível

10
Parallel point-multiplication architecture using combined group operations for high-speed cryptographic applications
Material Type:
Artigo
Adicionar ao Meu Espaço

Parallel point-multiplication architecture using combined group operations for high-speed cryptographic applications

Hossain, Md Selim ; Saeedi, Ehsan ; Kong, Yinan Choo, Kim-Kwang Raymond

PloS one, 2017-05, Vol.12 (5), p.e0176214-e0176214 [Periódico revisado por pares]

United States: Public Library of Science

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (256)

Refinar Meus Resultados

Tipo de Recurso 

  1. Artigos  (262)
  2. magazinearticle  (14)
  3. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1999  (7)
  2. 1999Até2005  (12)
  3. 2006Até2011  (25)
  4. 2012Até2018  (107)
  5. Após 2018  (126)
  6. Mais opções open sub menu

Idioma 

  1. Inglês  (274)
  2. Japonês  (19)
  3. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.