Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuitsMoaiyeri, Mohammad Hossein ; Mirzaee, Reza Faghih ; Doostaregan, Akbar ; Navi, Keivan ; Hashemipour, OmidIET computers & digital techniques, 2013-07, Vol.7 (4), p.167-181 [Periódico revisado por pares]Stevenage: The Institution of Engineering and TechnologyTexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
Ternary DDCVSL: a combined dynamic logic style for standard ternary logic with single power sourceAzimi, Nooshin ; Mirzaee, Reza Faghih ; Navi, Keivan ; Rahmani, Amir MasoudIET computers & digital techniques, 2020-07, Vol.14 (4), p.166-175 [Periódico revisado por pares]The Institution of Engineering and TechnologyTexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
In memory computation using quantum-dot cellular automataGoswami, Mrinal ; Pal, Jayanta ; Roy Choudhury, Mayukh ; Chougule, Pritam P ; Sen, BibhashIET computers & digital techniques, 2020-11, Vol.14 (6), p.336-343 [Periódico revisado por pares]The Institution of Engineering and TechnologyTexto completo disponível |
4 |
Material Type: Artigo
|
![]() |
Scalable 2T2R Logic Computation Structure: Design From Digital Logic Circuits to 3-D Stacked Memory ArraysYang, Zongxian ; Pan, Kangqiang ; Zhou, Norman Y. ; Wei, LanIEEE journal on exploratory solid-state computational devices and circuits, 2022-12, Vol.8 (2), p.84-92 [Periódico revisado por pares]Piscataway: IEEETexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
Towards Area Efficient Logic Circuit: Exploring Potential of Reconfigurable Gate by Generic Exact SynthesisShang, Liuting ; Naeemi, Azad ; Pan, ChenyunIEEE open journal of the Computer Society, 2023-01, Vol.4, p.1-12 [Periódico revisado por pares]New York: IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
RISC-Vlim, a RISC-V Framework for Logic-in-Memory ArchitecturesColuccio, Andrea ; Ieva, Antonia ; Riente, Fabrizio ; Roch, Massimo Ruo ; Ottavi, Marco ; Vacca, MarcoElectronics (Basel), 2022-10, Vol.11 (19), p.2990 [Periódico revisado por pares]Basel: MDPI AGTexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
Analysis of Network Slicing for Management of 5G Networks Using Machine Learning TechniquesSingh, Randeep ; Mehbodniya, Abolfazl ; Webber, Julian L. ; Dadheech, Pankaj ; Pavithra, G. ; Alzaidi, Mohammed S. ; Akwafo, Reynah Rajakani, Kalidoss ; Kalidoss RajakaniWireless communications and mobile computing, 2022-06, Vol.2022, p.1-10 [Periódico revisado por pares]Oxford: HindawiTexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
Verification of serialising instructions for security against transient execution attacksPonugoti, Kushal K. ; Srinivasan, Sudarshan K. ; Mathure, NimishIET computers & digital techniques, 2023-07, Vol.17 (3-4), p.127-140 [Periódico revisado por pares]Hindawi-IETTexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
Binary decision diagram‐based synthesis technique for improved mapping of Boolean functions inside memristive crossbar‐slicesChakraborty, Anindita ; Maurya, Vivek ; Prasad, Sneha ; Gupta, Suryansh ; Chakraborty, Rajat Subhra ; Rahaman, HafizurIET computers & digital techniques, 2021-03, Vol.15 (2), p.112-124 [Periódico revisado por pares]Hindawi-IETTexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
Parallel point-multiplication architecture using combined group operations for high-speed cryptographic applicationsHossain, Md Selim ; Saeedi, Ehsan ; Kong, Yinan Choo, Kim-Kwang RaymondPloS one, 2017-05, Vol.12 (5), p.e0176214-e0176214 [Periódico revisado por pares]United States: Public Library of ScienceTexto completo disponível |