skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: Base de dados/Biblioteca: ROAD: Directory of Open Access Scholarly Resources remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Scalable 2T2R Logic Computation Structure: Design From Digital Logic Circuits to 3-D Stacked Memory Arrays
Material Type:
Artigo
Adicionar ao Meu Espaço

Scalable 2T2R Logic Computation Structure: Design From Digital Logic Circuits to 3-D Stacked Memory Arrays

Yang, Zongxian ; Pan, Kangqiang ; Zhou, Norman Y. ; Wei, Lan

IEEE journal on exploratory solid-state computational devices and circuits, 2022-12, Vol.8 (2), p.84-92 [Periódico revisado por pares]

Piscataway: IEEE

Texto completo disponível

2
Towards Area Efficient Logic Circuit: Exploring Potential of Reconfigurable Gate by Generic Exact Synthesis
Material Type:
Artigo
Adicionar ao Meu Espaço

Towards Area Efficient Logic Circuit: Exploring Potential of Reconfigurable Gate by Generic Exact Synthesis

Shang, Liuting ; Naeemi, Azad ; Pan, Chenyun

IEEE open journal of the Computer Society, 2023-01, Vol.4, p.1-12 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

3
RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures
Material Type:
Artigo
Adicionar ao Meu Espaço

RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures

Coluccio, Andrea ; Ieva, Antonia ; Riente, Fabrizio ; Roch, Massimo Ruo ; Ottavi, Marco ; Vacca, Marco

Electronics (Basel), 2022-10, Vol.11 (19), p.2990 [Periódico revisado por pares]

Basel: MDPI AG

Texto completo disponível

4
Parallel point-multiplication architecture using combined group operations for high-speed cryptographic applications
Material Type:
Artigo
Adicionar ao Meu Espaço

Parallel point-multiplication architecture using combined group operations for high-speed cryptographic applications

Hossain, Md Selim ; Saeedi, Ehsan ; Kong, Yinan Choo, Kim-Kwang Raymond

PloS one, 2017-05, Vol.12 (5), p.e0176214-e0176214 [Periódico revisado por pares]

United States: Public Library of Science

Texto completo disponível

5
Programmable All-in-One 4×8-/2×16-/1×32-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow
Material Type:
Artigo
Adicionar ao Meu Espaço

Programmable All-in-One 4×8-/2×16-/1×32-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow

Shavit, Netanel ; Stanger, Inbal ; Taco, Ramiro ; Fish, Alexander ; Levi, Itamar

IEEE access, 2023, Vol.11, p.116206-116218 [Periódico revisado por pares]

IEEE

Texto completo disponível

6
Differential Electrically Insulated Magnetoelectric Spin-Orbit Logic Circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

Differential Electrically Insulated Magnetoelectric Spin-Orbit Logic Circuits

Li, Hai ; Lin, Chia-Ching ; Nikonov, Dmitri E. ; Young, Ian A.

IEEE journal on exploratory solid-state computational devices and circuits, 2021-06, Vol.7 (1), p.18-25 [Periódico revisado por pares]

Piscataway: IEEE

Texto completo disponível

7
Energy Efficient CLB Design Based on Adiabatic Logic for IoT Applications
Material Type:
Artigo
Adicionar ao Meu Espaço

Energy Efficient CLB Design Based on Adiabatic Logic for IoT Applications

Yang, Wu ; Tanavardi Nasab, Milad ; Thapliyal, Himanshu

Electronics (Basel), 2024-04, Vol.13 (7), p.1309 [Periódico revisado por pares]

Basel: MDPI AG

Texto completo disponível

8
MagCAD: Tool for the Design of 3-D Magnetic Circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

MagCAD: Tool for the Design of 3-D Magnetic Circuits

Riente, Fabrizio ; Garlando, Umberto ; Turvani, Giovanna ; Vacca, Marco ; Ruo Roch, Massimo ; Graziano, Mariagrazia

IEEE journal on exploratory solid-state computational devices and circuits, 2017-12, Vol.3, p.65-73 [Periódico revisado por pares]

IEEE

Texto completo disponível

9
Skyrmion Logic-In-Memory Architecture for Maximum/Minimum Search
Material Type:
Artigo
Adicionar ao Meu Espaço

Skyrmion Logic-In-Memory Architecture for Maximum/Minimum Search

Gnoli, Luca ; Riente, Fabrizio ; Vacca, Marco ; Ruo Roch, Massimo ; Graziano, Mariagrazia

Electronics (Basel), 2021-01, Vol.10 (2), p.155 [Periódico revisado por pares]

Basel: MDPI AG

Texto completo disponível

10
A Ferroelectric FET-Based Processing-in-Memory Architecture for DNN Acceleration
Material Type:
Artigo
Adicionar ao Meu Espaço

A Ferroelectric FET-Based Processing-in-Memory Architecture for DNN Acceleration

Long, Yun ; Kim, Daehyun ; Lee, Edward ; Saha, Priyabrata ; Mudassar, Burhan Ahmad ; She, Xueyuan ; Khan, Asif Islam ; Mukhopadhyay, Saibal

IEEE journal on exploratory solid-state computational devices and circuits, 2019-12, Vol.5 (2), p.113-122 [Periódico revisado por pares]

Piscataway: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (170)

Data de Publicação 

De até
  1. Antes de2001  (4)
  2. 2001Até2009  (8)
  3. 2010Até2013  (25)
  4. 2014Até2018  (84)
  5. Após 2018  (155)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.