skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Scalability of Broadcast Performance in Wireless Network-on-Chip
Material Type:
Artigo
Adicionar ao Meu Espaço

Scalability of Broadcast Performance in Wireless Network-on-Chip

Abadal, Sergi ; Mestres, Albert ; Nemirovsky, Mario ; Heekwan Lee ; Gonzalez, Antonio ; Alarcon, Eduard ; Cabellos-Aparicio, Albert

IEEE transactions on parallel and distributed systems, 2016-12, Vol.27 (12), p.3631-3645 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

2
Reducing Cache Coherence Traffic with a NUMA-Aware Runtime Approach
Material Type:
Artigo
Adicionar ao Meu Espaço

Reducing Cache Coherence Traffic with a NUMA-Aware Runtime Approach

Caheny, Paul ; Alvarez, Lluc ; Derradji, Said ; Valero, Mateo ; Moreto, Miquel ; Casas, Marc

IEEE transactions on parallel and distributed systems, 2018-05, Vol.29 (5), p.1174-1187 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

3
Performance analysis and optimization of the FFTXlib on the Intel knights landing architecture
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Performance analysis and optimization of the FFTXlib on the Intel knights landing architecture

Wagner, Michael ; López, Victor ; Morillo, Julian ; Cavazzoni, Carlo ; Affinito, Fabio ; Gimenez, Judit ; Labarta Mancho, Jesús José

Institute of Electrical and Electronics Engineers (IEEE) 2017

Texto completo disponível

4
Enlarging Instruction Streams
Material Type:
Artigo
Adicionar ao Meu Espaço

Enlarging Instruction Streams

Desmet, L. ; Verbaeten, P. ; Joosen, W. ; Piessens, F.

IEEE transactions on computers, 2007-10, Vol.56 (10), p.1342-1357 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

5
Software-Controlled Priority Characterization of POWER5 Processor
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Software-Controlled Priority Characterization of POWER5 Processor

Boneti, Carlos ; Cazorla, Francisco J. ; Gioiosa, Roberto ; Buyuktosunoglu, Alper ; Cher, Chen-Yong ; Valero, Mateo

2008 International Symposium on Computer Architecture, 2008, p.415-426

Washington, DC, USA: IEEE Computer Society

Texto completo disponível

6
A distributed processor state management architecture for large-window processors
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

A distributed processor state management architecture for large-window processors

Gonzalez, Isidro ; Galluzzi, Marco ; Veidenbaum, Alex ; Ramirez, Marco A. ; Cristal, Adrian ; Valero, Mateo

2008 41st IEEE/ACM International Symposium on Microarchitecture, 2008, p.11-22

Washington, DC, USA: IEEE Computer Society

Texto completo disponível

7
A Two-Level Load/Store Queue Based on Execution Locality
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

A Two-Level Load/Store Queue Based on Execution Locality

Pericàs, Miquel ; Cristal, Adrian ; Cazorla, Francisco J. ; González, Ruben ; Veidenbaum, Alex ; Jiménez, Daniel A. ; Valero, Mateo

2008 International Symposium on Computer Architecture, 2008, p.25-36

Washington, DC, USA: IEEE Computer Society

Texto completo disponível

8
Value prediction for speculative multithreaded architectures
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Value prediction for speculative multithreaded architectures

Marcuello, P. ; Tubella, J. ; Gonzalez, A.

MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture, 1999, p.230-236

IEEE

Texto completo disponível

9
Exploiting a new level of DLP in multimedia applications
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Exploiting a new level of DLP in multimedia applications

Corbal, J. ; Valero, M. ; Espasa, R.

MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture, 1999, p.72-79

IEEE

Texto completo disponível

10
A Bi-layered Parallel Training Architecture for Large-Scale Convolutional Neural Networks
Material Type:
Artigo
Adicionar ao Meu Espaço

A Bi-layered Parallel Training Architecture for Large-Scale Convolutional Neural Networks

Chen, Jianguo ; Li, Kenli ; Bilal, Kashif ; Zhou, Xu ; Li, Keqin ; Yu, Philip S.

IEEE transactions on parallel and distributed systems, 2019-05, Vol.30 (5), p.965-976 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (891)

Refinar Meus Resultados

Tipo de Recurso 

  1. Artigos  (978)
  2. Anais de Congresso  (762)
  3. magazinearticle  (16)
  4. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1985  (29)
  2. 1985Até1994  (398)
  3. 1995Até2004  (361)
  4. 2005Até2015  (518)
  5. Após 2015  (457)
  6. Mais opções open sub menu

Idioma 

  1. Japonês  (105)
  2. Português  (4)
  3. Francês  (1)
  4. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.