skip to main content
Resultados 1 2 3 4 5 next page
Mostrar Somente
Result Number Material Type Add to My Shelf Action Record Details and Options
1
A systematic approach to exploring embedded system architectures at multiple abstraction levels
Material Type:
Artigo
Adicionar ao Meu Espaço

A systematic approach to exploring embedded system architectures at multiple abstraction levels

Pimentel, A.D. ; Erbas, C. ; Polstra, S.

IEEE transactions on computers, 2006-02, Vol.55 (2), p.99-112 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

2
Designing efficient high performance server-centric data center network architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Designing efficient high performance server-centric data center network architecture

Wang, Ting ; Su, Zhiyang ; Xia, Yu ; Muppala, Jogesh ; Hamdi, Mounir

Computer networks (Amsterdam, Netherlands : 1999), 2015-03, Vol.79, p.283-296 [Periódico revisado por pares]

Amsterdam: Elsevier B.V

Texto completo disponível

3
Programmable Crossbar Quantum-Dot Cellular Automata Circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

Programmable Crossbar Quantum-Dot Cellular Automata Circuits

Kalogeiton, Vicky S. ; Papadopoulos, Dim P. ; Liolis, Orestis ; Mardiris, Vassilios A. ; Sirakoulis, Georgios C. ; Karafyllidis, Ioannis G.

IEEE transactions on computer-aided design of integrated circuits and systems, 2017-08, Vol.36 (8), p.1367-1380 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

4
Energy efficiency in wireless sensor networks: A top-down survey
Material Type:
Artigo
Adicionar ao Meu Espaço

Energy efficiency in wireless sensor networks: A top-down survey

Rault, Tifenn ; Bouabdallah, Abdelmadjid ; Challal, Yacine

Computer networks (Amsterdam, Netherlands : 1999), 2014-07, Vol.67 (4), p.104-122 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

5
An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks
Material Type:
Artigo
Adicionar ao Meu Espaço

An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks

Mao, Wei ; Dai, Liuyao ; Li, Kai ; Cheng, Quan ; Wang, Yuhang ; Du, Laimin ; Luo, Shaobo ; Huang, Mingqiang ; Yu, Hao

IEEE transactions on very large scale integration (VLSI) systems, 2022-12, Vol.30 (12), p.1-13 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

6
Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators

Lee, Yunsup ; Avizienis, Rimas ; Bishara, Alex ; Xia, Richard ; Lockhart, Derek ; Batten, Christopher ; Asanović, Krste

2011 38th Annual International Symposium on Computer Architecture (ISCA), 2011, p.129-140

New York, NY, USA: ACM

Texto completo disponível

7
DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates
Material Type:
Artigo
Adicionar ao Meu Espaço

DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates

Ullah, Inayat ; Ullah, Zahid ; Afzaal, Umar ; Lee, Jeong-A

IEEE transactions on very large scale integration (VLSI) systems, 2019-06, Vol.27 (6), p.1298-1307 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

8
High-Level Synthesis Design Space Exploration: Past, Present, and Future
Material Type:
Artigo
Adicionar ao Meu Espaço

High-Level Synthesis Design Space Exploration: Past, Present, and Future

Schafer, Benjamin Carrion ; Wang, Zi

IEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2628-2639 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

9
Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator
Material Type:
Artigo
Adicionar ao Meu Espaço

Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator

Babayan-Mashhadi, Samaneh ; Lotfi, Reza

IEEE transactions on very large scale integration (VLSI) systems, 2014-02, Vol.22 (2), p.343-352 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

10
Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers
Material Type:
Artigo
Adicionar ao Meu Espaço

Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers

Ansari, Mohammad Saeed ; Mrazek, Vojtech ; Cockburn, Bruce F. ; Sekanina, Lukas ; Vasicek, Zdenek ; Han, Jie

IEEE transactions on very large scale integration (VLSI) systems, 2020-02, Vol.28 (2), p.317-328 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Recursos Online (2.529)
  2. Revistas revisadas por pares (1.783)

Refinar Meus Resultados

Tipo de Recurso 

  1. Artigos  (1.940)
  2. magazinearticle  (392)
  3. Anais de Congresso  (348)
  4. Book Chapters  (10)
  5. Resenhas  (9)
  6. Livros  (8)
  7. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1981  (17)
  2. 1981Até1990  (187)
  3. 1991Até2000  (557)
  4. 2001Até2011  (914)
  5. Após 2011  (1.046)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.