Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
Graph-Optimization Techniques for IC Layout and CompactionKedem, G. ; Watanabe, H.IEEE transactions on computer-aided design of integrated circuits and systems, 1984-01, Vol.3 (1), p.12-20 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
Corner Stitching: A Data-Structuring Technique for VLSI Layout ToolsOusterhout, J.K.IEEE transactions on computer-aided design of integrated circuits and systems, 1984-01, Vol.3 (1), p.87-100 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
Chip Substrate Resistance Modeling Technique for Integrated Circuit DesignJohnson, T.A. ; Knepper, R.W. ; Marcello, V. ; Wen WangIEEE transactions on computer-aided design of integrated circuits and systems, 1984-04, Vol.3 (2), p.126-134 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
4 |
Material Type: Artigo
|
![]() |
Geographical Data Structures Compared: A Study of Data Structures Supporting Region QueriesRosenberg, J.B.IEEE transactions on computer-aided design of integrated circuits and systems, 1985-01, Vol.4 (1), p.53-67 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
Applicability of a Subset of Ada as an Algorithmic Hardware Description Language for Graph-Based Hardware CompilationGirczyc, E.F. ; Buhr, R.J.A. ; Knight, J.P.IEEE transactions on computer-aided design of integrated circuits and systems, 1985-01, Vol.4 (2), p.134-142 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
A Switch-Level Timing Verifier for Digital MOS VLSIOusterhout, J.K.IEEE transactions on computer-aided design of integrated circuits and systems, 1985-07, Vol.4 (3), p.336-349 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
Vectorized LU Decomposition Algorithms for Large-Scale Circuit SimulationYamamoto, F. ; Takahashi, S.IEEE transactions on computer-aided design of integrated circuits and systems, 1985-07, Vol.4 (3), p.232-239 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
Transient Simulation of Silicon Devices and CircuitsBank, R.E. ; Coughran, W.M. ; Fichtner, W. ; Grosse, E.H. ; Rose, D.J. ; Smith, R.K.IEEE transactions on computer-aided design of integrated circuits and systems, 1985-10, Vol.4 (4), p.436-451 [Periódico revisado por pares]IEEETexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
Simulation of Critical IC-Fabrication StepsPichler, P. ; Jungling, W. ; Selberherr, S. ; Guerrero, E. ; Potzl, H.P.IEEE transactions on computer-aided design of integrated circuits and systems, 1985-10, Vol.4 (4), p.384-397 [Periódico revisado por pares]IEEETexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
A Modified Newton Method for the Steady-State AnalysisKakizaki, M. ; Sugawara, T.IEEE transactions on computer-aided design of integrated circuits and systems, 1985-10, Vol.4 (4), p.662-667 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |