skip to main content
Resultados 1 2 3 4 5 next page
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Graph-Optimization Techniques for IC Layout and Compaction
Material Type:
Artigo
Adicionar ao Meu Espaço

Graph-Optimization Techniques for IC Layout and Compaction

Kedem, G. ; Watanabe, H.

IEEE transactions on computer-aided design of integrated circuits and systems, 1984-01, Vol.3 (1), p.12-20 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

2
Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools
Material Type:
Artigo
Adicionar ao Meu Espaço

Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools

Ousterhout, J.K.

IEEE transactions on computer-aided design of integrated circuits and systems, 1984-01, Vol.3 (1), p.87-100 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

3
Chip Substrate Resistance Modeling Technique for Integrated Circuit Design
Material Type:
Artigo
Adicionar ao Meu Espaço

Chip Substrate Resistance Modeling Technique for Integrated Circuit Design

Johnson, T.A. ; Knepper, R.W. ; Marcello, V. ; Wen Wang

IEEE transactions on computer-aided design of integrated circuits and systems, 1984-04, Vol.3 (2), p.126-134 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

4
Geographical Data Structures Compared: A Study of Data Structures Supporting Region Queries
Material Type:
Artigo
Adicionar ao Meu Espaço

Geographical Data Structures Compared: A Study of Data Structures Supporting Region Queries

Rosenberg, J.B.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-01, Vol.4 (1), p.53-67 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

5
Applicability of a Subset of Ada as an Algorithmic Hardware Description Language for Graph-Based Hardware Compilation
Material Type:
Artigo
Adicionar ao Meu Espaço

Applicability of a Subset of Ada as an Algorithmic Hardware Description Language for Graph-Based Hardware Compilation

Girczyc, E.F. ; Buhr, R.J.A. ; Knight, J.P.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-01, Vol.4 (2), p.134-142 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

6
A Switch-Level Timing Verifier for Digital MOS VLSI
Material Type:
Artigo
Adicionar ao Meu Espaço

A Switch-Level Timing Verifier for Digital MOS VLSI

Ousterhout, J.K.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-07, Vol.4 (3), p.336-349 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

7
Vectorized LU Decomposition Algorithms for Large-Scale Circuit Simulation
Material Type:
Artigo
Adicionar ao Meu Espaço

Vectorized LU Decomposition Algorithms for Large-Scale Circuit Simulation

Yamamoto, F. ; Takahashi, S.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-07, Vol.4 (3), p.232-239 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

8
Transient Simulation of Silicon Devices and Circuits
Material Type:
Artigo
Adicionar ao Meu Espaço

Transient Simulation of Silicon Devices and Circuits

Bank, R.E. ; Coughran, W.M. ; Fichtner, W. ; Grosse, E.H. ; Rose, D.J. ; Smith, R.K.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-10, Vol.4 (4), p.436-451 [Periódico revisado por pares]

IEEE

Texto completo disponível

9
Simulation of Critical IC-Fabrication Steps
Material Type:
Artigo
Adicionar ao Meu Espaço

Simulation of Critical IC-Fabrication Steps

Pichler, P. ; Jungling, W. ; Selberherr, S. ; Guerrero, E. ; Potzl, H.P.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-10, Vol.4 (4), p.384-397 [Periódico revisado por pares]

IEEE

Texto completo disponível

10
A Modified Newton Method for the Steady-State Analysis
Material Type:
Artigo
Adicionar ao Meu Espaço

A Modified Newton Method for the Steady-State Analysis

Kakizaki, M. ; Sugawara, T.

IEEE transactions on computer-aided design of integrated circuits and systems, 1985-10, Vol.4 (4), p.662-667 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
  1. Antes de1991  (82)
  2. 1991Até1998  (129)
  3. 1999Até2006  (189)
  4. 2007Até2015  (258)
  5. Após 2015  (205)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.