Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
DefScan: Provably Defeating Scan Attack on AES-Like CiphersSao, Yogendra ; Ali, Sk. Subidh ; Mazumdar, BodhisatwaIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2326-2339 [Periódico revisado por pares]New York: IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
ARA-RCIV: Identifying Reliability-Critical Input Vectors of Logic Circuits Based on the Association Rules Analysis ApproachShi, Zhanhui ; Xiao, Jie ; Jiang, Jianhui ; Zhang, Ying ; Zhou, YuhaoIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2479-2492 [Periódico revisado por pares]New York: IEEETexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
Tamper Resistant Reconfigurable Preamplifier Physical Unclonable Function With Self-DestructHunt-Schroeder, Eric ; Xia, TianIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2301-2311 [Periódico revisado por pares]New York: IEEETexto completo disponível |
4 |
Material Type: Artigo
|
![]() |
Parmesan: Efficient Partitioning and Mapping Flow for DNN Training on General Device TopologyLiu, Lixin ; Liu, Tianji ; Jiang, Bentian ; Young, Evangeline F. Y.IEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2426-2439 [Periódico revisado por pares]New York: IEEETexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
Accelerating Real-Valued FFT on CPU-FPGA PlatformsQian, Zhuo ; Gan, GuoyouIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2532-2536 [Periódico revisado por pares]New York: IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
Power-Efficient Pipelined Multiprocessor Architecture With Parallel Trace-Back Mechanism for Multiple Pairwise Sequence AlignmentSarkar, Ardhendu ; Ghosh, SurajeetIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2365-2378 [Periódico revisado por pares]New York: IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
GRAP: Efficient GPU-Based Redundancy Analysis Using Parallel Evaluation for Cross FaultsShin, Seung Ho ; Lee, Hayoung ; Kang, SunghoIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2518-2531 [Periódico revisado por pares]New York: IEEETexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
Mitigating Slow-to-Write Errors in Memristor-Mapped Graph Neural Networks Induced by Adversarial AttacksChen, Ching-Yuan ; Joardar, Biresh Kumar ; Doppa, Janardhan Rao ; Pande, Partha Pratim ; Chakrabarty, KrishnenduIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2411-2425 [Periódico revisado por pares]New York: IEEETexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
Cross-Domain Optimization of Low-Power Mixed-Signal Sensor Systems Under Classification Accuracy ConstraintsDekimpe, Remi ; Bol, DavidIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2507-2517 [Periódico revisado por pares]New York: IEEETexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
3D-TemPo: Optimizing 3-D DRAM Performance Under Temperature and Power ConstraintsPandey, Shailja ; Sethi, Sayam ; Panda, Preeti RanjanIEEE transactions on computer-aided design of integrated circuits and systems, 2024-08, Vol.43 (8), p.2263-2276 [Periódico revisado por pares]New York: IEEETexto completo disponível |