skip to main content
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms
Material Type:
Artigo
Adicionar ao Meu Espaço

Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms

YEH, Y.-H ; LEE, C.-Y

IEEE transactions on very large scale integration (VLSI) systems, 1999-09, Vol.7 (3), p.345-358 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Buscando em bases de dados remotas. Favor aguardar.