Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
How to Identify a Bathtub Hazard RateAarset, Magne VollanIEEE transactions on reliability, 1987-04, Vol.R-36 (1), p.106-108 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
2 |
Material Type: Livro
|
PARLE '91 Parallel Architectures and Languages Europe: Volume I: Parallel Architectures and Algorithms Eindhoven, The Netherlands, June 10–13, 1991 ProceedingsAarts, Emile H. L ; Leeuwen, Jan van ; Rem, MartinBerlin, Heidelberg: Springer Berlin Heidelberg 1991Texto completo disponível |
|
3 |
Material Type: Livro
|
Parle '91 Parallel Architectures and Languages Europe: Volume I: Parallel Architectures and Algorithms Eindhoven, the Netherlands, June 10-13, 1991 ProceedingsAarts, Emile H. L ; van Leeuwen, Jan ; Rem, Martin Aarts, Emile H. L. ; Rem, Martin ; van Leeuwen, JanBerlin, Heidelberg: Springer Berlin / Heidelberg 1987Texto completo disponível |
|
4 |
Material Type: Artigo
|
Parallel implementations of the statistical cooling algorithmAarts, Emile H.L. ; de Bont, Frans M.J. ; Habers, Erik H.A. ; van Laarhoven, Peter J.M.Integration (Amsterdam), 1986-09, Vol.4 (3), p.209-238 [Periódico revisado por pares]Amsterdam: Elsevier B.VTexto completo disponível |
|
5 |
Material Type: Artigo
|
Statistical Evaluation of Learning Factor in Reliability StudiesAbadeer, W. W.IEEE transactions on reliability, 1980-12, Vol.R-29 (5), p.414-415 [Periódico revisado por pares]IEEETexto completo disponível |
|
6 |
Material Type: Artigo
|
Test Schedules for VLSI Circuits Having Built-In Test HardwareAbadir, M S ; Breuer, M AIEEE transactions on computers, 1986-04, Vol.C-35 (4), p.361-367 [Periódico revisado por pares]IEEETexto completo disponível |
|
7 |
Material Type: Artigo
|
LSI Testing TechniquesAbadir, M. S. ; Reghbati, H. K.IEEE MICRO, 1983-01, Vol.3 (1), p.34-51 [Periódico revisado por pares]IEEETexto completo disponível |
|
8 |
Material Type: Artigo
|
Functional Test Generation for Digital Circuits Described Using Binary Decision DiagramsABADIR, M. S ; REGHBATI, H. KIEEE transactions on computers, 1986-04, Vol.C-35 (4), p.375-379 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
9 |
Material Type: Artigo
|
A Knowledge-Based System for Designing Testable VLSI ChipsAbadir, Magdy S. ; Breuer, Melvin A.IEEE design & test of computers, 1985-08, Vol.2 (4), p.56-68IEEE Computer SocietyTexto completo disponível |
|
10 |
Material Type: Artigo
|
Logic design verification via test generationAbadir, M.S. ; Ferguson, J. ; Kirkland, T.E.IEEE transactions on computer-aided design of integrated circuits and systems, 1988-01, Vol.7 (1), p.138-148 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |