Idioma:

Lockstep dual-core ARM A9 implementation and resilience analysis under heavy ion-induced soft errors

Ádria Barros de Oliveira Gennaro Severino Rodrigues; Fernanda Lima Kastensmidt; Nemitala Added; Eduardo Luiz Augusto Macchione; Vitor Ângelo Paulino de Aguiar; Nilberto Heder Medina; Marcilei Aparecida Guazzelli da Silveira

IEEE Transaction on Nuclear Science New York, NY v. 65, n. 8, p. 1783-1790, 2018

New York, NY 2018

Item não circula. Consulte sua biblioteca.(Acessar)

Enviar para

Título:
Lockstep dual-core ARM A9 implementation and resilience analysis under heavy ion-induced soft errors
Autor: Ádria Barros de Oliveira
Gennaro Severino Rodrigues; Fernanda Lima Kastensmidt; Nemitala Added; Eduardo Luiz Augusto Macchione; Vitor Ângelo Paulino de Aguiar; Nilberto Heder Medina; Marcilei Aparecida Guazzelli da Silveira
Assuntos: ÍONS PESADOS; Embedded Processors Reliability; Fault Injection; Fault Tolerance; Heavy Ions; Lockstep; Radiation Experiments; Soft Error
É parte de: IEEE Transaction on Nuclear Science New York, NY v. 65, n. 8, p. 1783-1790, 2018
Notas: Disponível em: <https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=84019180>. Acesso em: 29 out 2018
Descrição: This paper presents a dual-core lockstep (DCLS) implementation to protect hard-core processors against radiationinduced soft errors. The proposed DCLS is applied to an Advanced RISC Machine Cortex-A9 embedded processor. Different software optimizations were evaluated to assess their impact on performance and fault tolerance. Heavy ions’ experiments and fault injection emulation were performed to analyze the system susceptibility to errors and the DCLS performance. Results show that the approach is able to decrease the system cross section and achieve high protection against errors. The DCLS successfully protects the system from up to 78% of the injected faults. The execution performance analysis shows that by reducing the number of verifications and augmenting the block partition execution time, it is possible to increase the system reliability with minimal performance losses
Editor: New York, NY
Data de criação/publicação: 2018
Formato: p. 1783-1790.
Idioma: Inglês

Links

Voltar para lista de resultados

Anterior Resultado 10 Avançar Ir para próxima página

Realização: Logos de Redes Sociais:

Lockstep dual-core ARM A9 implementation and resilience analysis under heavy ion-induced soft errors

Ádria Barros de Oliveira Gennaro Severino Rodrigues; Fernanda Lima Kastensmidt; Nemitala Added; Eduardo Luiz Augusto Macchione; Vitor Ângelo Paulino de Aguiar; Nilberto Heder Medina; Marcilei Aparecida Guazzelli da Silveira

New York, NY 2018

Buscando em bases de dados remotas. Favor aguardar.