skip to main content
Idioma:

A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension

Patsidis, Karyofyllis ; Konstantinou, Dimitris ; Nicopoulos, Chrysostomos ; Dimitrakopoulos, Giorgos

Microprocessors and microsystems, 2018-09, Vol.61, p.1-10 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

Citações Citado por
  • Título:
    A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension
  • Autor: Patsidis, Karyofyllis ; Konstantinou, Dimitris ; Nicopoulos, Chrysostomos ; Dimitrakopoulos, Giorgos
  • Assuntos: Chemical synthesis ; Computer architecture ; Data compression ; Energy management ; Hardware ; Instruction compression ; Internet of Things ; Microprocessor design ; Microprocessors ; Power efficiency ; Power management ; Processor architecture ; Register renaming ; RISC-V ; Software development ; Software upgrading ; Wearable technology
  • É parte de: Microprocessors and microsystems, 2018-09, Vol.61, p.1-10
  • Descrição: The RISC-V Instruction Set Architecture (ISA) is becoming an increasingly popular ecosystem for both hardware and software development. In this article, we investigate one of RISC-V’s most versatile ISA extensions, which allows for compressed 16-bit instructions to coexist with regular 32-bit instructions. While the use of instruction compression has been touted as a means to primarily reduce code density, we present another beneficial exploitation avenue: dual issuing of compressed 16-bit instructions with minimal hardware overhead. Consequently, the proposed RISC-V processor design can substantially improve instruction throughput and reduce execution times. Additionally, the new processor employs selective register renaming to specifically target the registers used under instruction compression, thereby completely eliminating unnecessary stalls due to name dependencies. Finally, the new design utilizes a partitioned register file that capitalizes on the skewed use of registers to improve energy efficiency through clock gating. Extensive hardware analysis and cycle-accurate simulations using real applications demonstrate the effectiveness of the proposed processor architecture. Dual issuing of compressed instructions is shown to often approach the performance of a full-width two-way superscalar processor, but with much higher area and power efficiency; this is of paramount importance to severely resource-restricted emerging paradigms, such as wearable devices and Internet-of-Things (IoT) environments.
  • Editor: Kidlington: Elsevier B.V
  • Idioma: Inglês
Voltar para lista de resultados

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.