Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF)

Saqib, Fareena ; Dutta, Aindrik ; Plusquellic, Jim ; Ortiz, Philip ; Pattichis, Marios S.

IEEE transactions on computers, 2015-01, Vol.64 (1), p.280-285 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível