Investigation and validation of PV fed reduced switch asymmetric multilevel inverter using optimization based selective harmonic elimination technique
Jayakumar, T. ; Ramani, G. ; Jamuna, P. ; Ramraj, B. ; Chandrasekaran, Gokul ; Maheswari, C. ; Stonier, Albert Alexander ; Peter, Geno ; Ganji, Vivekananda
Automatika, 2023-07, Vol.64 (3), p.441-452 [Periódico revisado por pares]Ljubljana: Taylor & Francis
Texto completo disponível