skip to main content
Idioma:

Automating the application data placement in hybrid memory systems

Servat, Harald ; Peña, Antonio J ; Llort, German ; Mercadal, Estanislao ; Hoppe, Hans-Christian ; Labarta Mancho, Jesús José

Institute of Electrical and Electronics Engineers (IEEE) 2017

Texto completo disponível

Citações Citado por
  • Título:
    Automating the application data placement in hybrid memory systems
  • Autor: Servat, Harald ; Peña, Antonio J ; Llort, German ; Mercadal, Estanislao ; Hoppe, Hans-Christian ; Labarta Mancho, Jesús José
  • Assuntos: Arquitectura de computadors ; Heterogeneous memory ; Highbandwidth memory ; Hybrid memory ; Informàtica ; Instrumentation ; Instruments ; Measurement ; Memory management ; Monitoring ; Multiprocessadors ; Multiprocessors ; Parallel processing (Electronic computers) ; PEBS ; Performance analysis ; Processament en paral·lel (Ordinadors) ; Proposals ; Resource management ; Sampling ; Àrees temàtiques de la UPC
  • Descrição: Multi-tiered memory systems, such as those based on Intel® Xeon Phi™processors, are equipped with several memory tiers with different characteristics including, among others, capacity, access latency, bandwidth, energy consumption, and volatility. The proper distribution of the application data objects into the available memory layers is key to shorten the time– to–solution, but the way developers and end-users determine the most appropriate memory tier to place the application data objects has not been properly addressed to date.In this paper we present a novel methodology to build an extensible framework to automatically identify and place the application’s most relevant memory objects into the Intel Xeon Phi fast on-package memory. Our proposal works on top of inproduction binaries by first exploring the application behavior and then substituting the dynamic memory allocations. This makes this proposal valuable even for end-users who do not have the possibility of modifying the application source code. We demonstrate the value of a framework based in our methodology for several relevant HPC applications using different allocation strategies to help end-users improve performance with minimal intervention. The results of our evaluation reveal that our proposal is able to identify the key objects to be promoted into fast on-package memory in order to optimize performance, leading to even surpassing hardware-based solutions. This work has been performed in the Intel-BSC Exascale Lab. Antonio J. Peña is cofinanced by the Spanish Ministry of Economy and Competitiveness under Juan de la Cierva fellowship number IJCI-2015-23266. We would like to thank the Intel’s DCG HEAT team for allowing us to access their computational resources. We also want to acknowledge this team, especially Larry Meadows and Jason Sewall, as well as Pardo Keppel for the productive discussions. We thank Raphaël Léger for allowing us to access the MAXW-DGTD application and its input. Peer Reviewed
  • Editor: Institute of Electrical and Electronics Engineers (IEEE)
  • Data de criação/publicação: 2017
  • Idioma: Inglês
Links
Voltar para lista de resultados

  • Realização: ABCD-USP USP   Logos de Redes Sociais: Freepik

Buscando em bases de dados remotas. Favor aguardar.