Idioma:

A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture

Yamauchi, H. ; Iwata, T. ; Akamatsu, H. ; Matsuzawa, A.

IEEE transactions on very large scale integration (VLSI) systems, 1997-12, Vol.5 (4), p.377-387 [Periódico revisado por pares]

Piscataway, NJ: IEEE

Texto completo disponível

Citações Citado por

Enviar para

Título:
A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture
Autor: Yamauchi, H. ; Iwata, T. ; Akamatsu, H. ; Matsuzawa, A.
Assuntos: Applied sciences ; Central Processing Unit ; Charge pumps ; Circuits ; Delay effects ; Drives ; Electronics ; Exact sciences and technology ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Power dissipation ; Power supplies ; Random access memory ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Subthreshold current ; Threshold voltage
É parte de: IEEE transactions on very large scale integration (VLSI) systems, 1997-12, Vol.5 (4), p.377-387
Notas: ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
Descrição: This paper proposes a 0.5 V/100 MHz/sub-5 mW-operated 1-Mbit SRAM cell architecture which uses a boosted and offset-grounded data storage (BOGS) scheme. The key target of BOGS is to minimize the charge amount supplied from the embedded charge pump circuits, which are required to boost the effective gate to source voltage (V/sub 0/=V/sub GS/-V/sub T/) up to 0.8 V necessary to achieve 100 MHz operation even at 0.5 V single power supply. Thus, the key low-power strategy of BOGS is "putting the right (higher efficiency) boosted power-supply from charge pump circuit into the right position (less power consumed transistor) in a SRAM cell." This paper is focused on why BOGS can realize a greater savings of the charge amount supplied from the boosted power-line and can reduce the power dissipation to /spl les/1/30.4 and /spl les/1/3.9 compared to the previously reported negative source-line drive (NSD) scheme and negative word-line drive (NWD) scheme, respectively, while achieving a 0.5 V/100 MHz operation.
Editor: Piscataway, NJ: IEEE
Idioma: Inglês

Links

View record in Pascal Francis

Voltar para lista de resultados

Realização: Logos de Redes Sociais:

A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture

Yamauchi, H. ; Iwata, T. ; Akamatsu, H. ; Matsuzawa, A.

Piscataway, NJ: IEEE

Buscando em bases de dados remotas. Favor aguardar.