skip to main content
Invitado
Mi portal
Mi Cuenta
Cerrar sesión
Identificarse
This feature requires javascript
Tags
Periódicos Eletrónicos
Libros Eletrónicos
Bases de Datos
Bibliotecas de USP
Ayuda
Ayuda
Idioma:
Inglés
Castellano
Portugués (Brasil)
This feature required javascript
This feature requires javascript
Primo Search
Búsqueda General
Búsqueda General
Colección Física
Colecciones Físicas
Producción Intelectual USP
Producción USP
Search For:
Clear Search Box
Search in:
Búsqueda General
Or hit Enter to replace search target
Or select another collection:
Search in:
Búsqueda General
Búsqueda Avanzada
Búsqueda por Índices
This feature requires javascript
This feature requires javascript
Underfill delamination to chip sidewall in advanced flip chip packages
Paquet, M.-C. ; Sylvestre, J. ; Gros, E. ; Boyer, N.
2009 59th Electronic Components and Technology Conference, 2009, p.960-965
IEEE
Texto completo disponible
Citas
Citado por
Recurso en línea
Detalles
Comentarios y Etiquetas
Servicios adicionales
Veces citado
This feature requires javascript
Acciones
Agregar a Mi Portal
Eliminar de Mi Portal
Correo Electrónico
Imprimir
Enlae permanente
Cita bibliográfica
EasyBib
EndNote
RefWorks
Delicious
Exportación RIS
Exportar BibTeX
This feature requires javascript
Título:
Underfill delamination to chip sidewall in advanced flip chip packages
Autor:
Paquet, M.-C.
;
Sylvestre, J.
;
Gros, E.
;
Boyer, N.
Materias:
Adhesives
;
Delamination
;
Electronics packaging
;
Failure analysis
;
Fatigue
;
Flip chip
;
Passivation
;
Plastic packaging
;
Thermal expansion
;
Thermal stresses
Es parte de:
2009 59th Electronic Components and Technology Conference, 2009, p.960-965
Descripción:
A number of failure mechanisms related to the underfill material in flip chip plastic ball grid array packages are well documented in the literature (underfill-to-chip passivation delamination, underfill-to-substrate soldermask delamination, chip cracking, interconnect fatigue, etc.). This paper discusses the delamination of the underfill from the chip sidewalls, another failure mechanism which has become more prevalent with component material changes, increases in die dimensions, finer C4 pitches and substrates with larger coefficient of thermal expansion. A detailed study is presented for the initiation of underfill-to-sidewall delamination, based on experimental data as well as finite element modeling. It is shown generally that both stress at the chip-underfill interface near the chip corner, and poor adhesion of the underfill to the chip sidewalls contribute to the initiation of underfill delaminations. Various parameters influencing stress (package design, underfill material thermo-mechanical properties) and adhesion (underfill base chemistry and additives, filler treatment, chip sidewall cleanliness) are discussed.
Editor:
IEEE
Idioma:
Inglés
This feature requires javascript
This feature requires javascript
Volver a la lista de resultados
This feature requires javascript
This feature requires javascript
Buscando en bases de datos remotas, por favor espere
Buscando por
en
scope:(USP_VIDEOS),scope:("PRIMO"),scope:(USP_FISICO),scope:(USP_EREVISTAS),scope:(USP),scope:(USP_EBOOKS),scope:(USP_PRODUCAO),primo_central_multiple_fe
Mostrar lo que tiene hasta ahora
This feature requires javascript
This feature requires javascript