High Throughput/Gate AES Hardware Architectures Based on Datapath Compression
Ueno, Rei ; Homma, Naofumi ; Morioka, Sumio ; Miura, Noriyuki ; Matsuda, Kohei ; Nagata, Makoto ; Bhasin, Shivam ; Mathieu, Yves ; Graba, Tarik ; Danger, Jean-Luc
IEEE transactions on computers, 2020-04, Vol.69 (4), p.534-548 [Periódico revisado por pares]New York: IEEE
Texto completo disponível