Idioma:

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy

Yarmand, Roohollah ; Kamal, Mehdi ; Afzali-Kusha, Ali ; Pedram, Massoud

IEEE transactions on very large scale integration (VLSI) systems, 2020-01, Vol.28 (1), p.273-286 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

Citações Citado por

Enviar para

Título:
DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy
Autor: Yarmand, Roohollah ; Kamal, Mehdi ; Afzali-Kusha, Ali ; Pedram, Massoud
Assuntos: Algorithms ; Approximate computing ; approximate memory ; Approximation ; Cache memory ; Computer memory ; Configuration management ; Configurations ; DRAM ; Energy consumption ; Hierarchies ; Image processing ; Level (quantity) ; main memory ; Mathematical analysis ; Memory management ; Noise levels ; Power consumption ; Random access memory ; Reliability ; Signal to noise ratio ; Software ; SRAM ; Static random access memory ; Topology
É parte de: IEEE transactions on very large scale integration (VLSI) systems, 2020-01, Vol.28 (1), p.273-286
Descrição: In this article, we propose a framework for determining approximation levels of approximable memories in a memory hierarchy for executing error resilient applications. The framework aims at optimizing the configuration for employing approximate memories in a computing system. It is based on considering data footprints at different memory hierarchy levels and an expected output quality to determine the amount of approximations at each memory hierarchy level. The problem of finding a suitable memory approximation configuration is performed using a branch-and-bound algorithm considering all possible memory approximation arrangements. The best configuration leading to the lowest power consumption when meeting the expected output quality is selected. The efficacy of the proposed framework for two memory hierarchies with different cache topologies is evaluated by comparing energy consumptions of approximate memories with those of the exact memory units in the memory hierarchy under different output accuracy level targets. For example, with 28 dB as a peak signal to noise ratio (PSNR) constraint, the study, which is performed for four image processing applications, indicates up to 54% and 22% power consumption improvements for the SRAM cache and the DRAM memory, respectively.
Editor: New York: IEEE
Idioma: Inglês

Voltar para lista de resultados

Realização: Logos de Redes Sociais:

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy

Yarmand, Roohollah ; Kamal, Mehdi ; Afzali-Kusha, Ali ; Pedram, Massoud

New York: IEEE

Buscando em bases de dados remotas. Favor aguardar.