A highly configurable architecture for systolic arrays of powerful processors
ABCD PBi


A highly configurable architecture for systolic arrays of powerful processors

 
Disponível na Biblioteca:
  • IME - Inst. Matemática e Estatística (IME-RT-C QA700.RT I59c 1990 v.4 e.1 )