A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores
Jorge Luiz e Silva Joelmir José Lopes
WSEAS Transactions on Computers Wisconsin : WSEAS v. 5, n. 9, p. 429-444, 2010
Wisconsin 2010
Acesso online. A biblioteca também possui exemplares impressos.